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Abstract 
The aim of this research project is to design a high performance Self-timed 
Integer Cosine Transform (ICT) core processor. ICT is compatible with the widely 
accepted Discrete Cosine Transform (DCT) technique and superior over DCT 
because ICT is inherently simpler. Self-timed system is very attractive in 
tomorrow's VLSI as it has many potential advantages over traditional synchronous 
system. 
This thesis describes my research findings in self-timed logic design and 
VLSI implementation of self-timed ICT core processor. It starts with the discussion 
of previous results for 2-phase and 4-phase handshake DCVSL and micropipeline 
system. Then the improved 2-phase and 4-phase handshake micropipeline with 
variable delay element, delay selection and asymmetric delay element, current-
sensing completion detection technique are introduced. Then some application 
circuits such as improved Bit-serial matrix multipliers and Booth's multiplier are 
described. The 2-phase micropipeline is found to be the most cost-effective structure 
to implement wide word-length data path system. 
Second part is the VLSI implementation of the self-timed ICT core processor 
chip based on the best self-timed structure found. It starts from analyzing the self-
timed ICT processor architecture. Then the implementation of two different versions 
of ICT processor are described. The final version has a high degree of parallelism 
and modularity. The final design was fabricated in 0.7^im CMOS technology and 
proven to be working correctly with a maximum operating data rate up to 50 MHz. 
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Today is an information world, people need a lot of up-to-day news not only 
with plain text but also with informative pictures or video. High speed computers, 
data transmission network, innovative software and multimedia products satisfy what 
the people need. For example, MPEG video, video conferencing, and transmission of 
pictures or video through internet have been extensively used for communication and 
entertainment. However, these multimedia and telecommunication applications are 
usually bandwidth and memory intensive and also require very high computational 
power. Image compression is one of the methods to solve the problem. 
High speed DSP microprocessor or dedicated DSP chips are required to 
handle image processing applications. But they are usually very expensive because 
they have complicated circuits to handle large amount of calculations. So the 
development of high speed and low cost image compression ASICs are necessary 
and this is the prime objective of my research project. 
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Transform coding is one of the image compression techniques which can 
yield a better compression ratio but requires much more calculation. The Discrete 
Cosine Transform (DCT) is the most widely used transform for image compression 
as the baseline system in ISO/CCITT JPEG proposal for image coding is a transform 
coding system using the order-8 DCT coding system. However, the kemel 
components of DCT are real numbers and require 7 bits or more to represent their 
magnitude in order to have negligible effects on the transformed and reconstructed 
signal. Transforms that approximate the DCT and contain only integer kemel 
components were proposed to simplify the implementation of the transform. They are 
called Integer Cosine Transform (ICT). ICTs are desirable alternatives to the DCT 
for image transform coding system as their computation time is much less than that 
in DCT and their hardware is also simpler. 
The ICT basically involves the multiplication of an image vector and the 
kernel matrix. Three generations of ICT chips had been developed based on 
traditional synchronous digital system approach. Also the multiply-addition 
operation was implemented in a pretty straight-forward manner with a multiplier and 
an accumulator, just like a general purpose DSP microprocessor [1]. This has the 
advantage ofhaving the same design for both forward and inverse transforms. In this 
project, a new approach has been used. The fast ICT computation algorithm and self-
timed circuit technique are adopted to speed up the matrix multiplication. The 
number of multiplications can be reduced from 64 to 16 when the fast algorithm is 
used. 
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All the verification of ICT such as the optimal set of ICT kemel component 
bit length and their corresponding transform efficiency and accuracy have been fully 
analyzed by W.K. Cham[2,3,4]. So my major task is to design and implement a high 
performance ICT image processing chip based on the previous finding in ICT. 
Instead of improve the ICT processor with a fast computation algorithm, 
asynchronous approach have been adopted in this new design, and I have spent more 
than two-third of time in investigating, improvement and development of self-timed 
system. Self-timed logic system has many potential advantages, such as not restricted 
by a global clock, offers higher speed in achieving the shorter time for each operation 
and the maximum clock rate is not determined by the worst signal path in the design. 
It is especially suitable for implementing the system with high level of concurrency. 
However, hazard makes it become difficult to design and some special control circuit 
or other circuit architectures are required to eliminate this problem. So the main 
research area in this project is to design some new handshake control protocol and 
circuits in order to enhance the speed and minimize the overhead in self-timed 
system. Different self-timed approaches such as DCVSL, Micropipeline and current-
sensing complete detection technique have been studied. Some improvements have 
been found and they were implemented in real ASIC for practical verifications. 
The research on self-timed logic was started from DCVSL and Micropipeline 
approach, based on the research findings by another research student, Eva Pang. In 
DCVSL method, an improved handshake control protocol is designed. This protocol 
has higher degree of parallelism and is able to handle feedback system. However, 
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after comparing DCVSL and Micropipeline method, we found that micropipeline is 
more suitable for implementing our target application - ICT, in terms of circuit 
complexity and speed. Then the research was focusing on investigating micropipeline 
circuits. A new micropipeline structure and some handshake control circuits were 
developed. 
At the same time, another self-timed method such as current-sensing 
completion detection technique was studied. Some testing circuits had been 
implemented in CMOS chips. However, simulation and testing results showed that 
my current-sensing circuit is not so reliable. 
All of these new self-timed circuit techniques have been used in some 
applications such as multipliers and implemented in CMOS VLSI chips. Totally 
three self-timed logic test chips have been fabricated in order to evaluate the 
performance of the new developed self-timed technique. 
Finally, an innovative asynchronous ICT processor was designed based on 
the optimal ICT coefficients and algorithm concluded previously and the improved 
self-timed circuit technique (2-phase micropipeline). This self-timed technique is 
found to be the most efficient for implement the ICT computation structure. The 
chips are fabricated in CMOS 0.7^m SLP MLP process and have an operational 
speed up to 50MHz. The following sections in this chapter will introduce the 
background information of asynchronous system and Integer Cosine Transform 
theory. 
page 2-4 
An ICT Image Processing Chip Based on Fast Computation Algorithm and Self-timed Circuit Technique 
Chapter 2 Asynchronous Design Methodologies 
1.2 Introduction to asynchronous system 
1.2.1 Motivation 
Asynchronous digital system design was being extensively discussed in the 
pass few decades because of its advantages over conventional synchronous systems. 
Possible potential advantages of asynchronous system [5] are described as follow: 
1. No clock skew - clock skew is the difference in arrival times of the clock signal at 
different parts of the circuit. Since asynchronous circuits by definition have no 
globally distributed clock, there is no need to worry about clock skew. In 
contrast, synchronous systems often slow down their circuits to accommodate the 
skew. As feature sizes decrease, clock skew becomes a much greater concern. 
2. Lower power - Standard synchronous circuits have to toggle clock lines, and 
possibly pre-charge and discharge signals, in portions of a circuit unused in the 
current computation. For example, even though a multiplier unit on a processor 
might not be used in a given instruction stream, the unit still must be operated by 
the clock. Although asynchronous circuits often require more transitions on the 
computation path than synchronous circuits, they generally have transitions only 
in areas involved in the current computation. 
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3. Average-case instead of worst-case performance - Synchronous circuits must 
wait unit all possible computations have completed before latching the results, 
yielding worst-case performance. Many asynchronous systems sense when a 
computation has completed, allowing them to exhibit average-case performance. 
For circuits such as ripple-carry adders where the worst-case delay is 
significantly worse than the average-case delay, this can result in a substantial 
savings. 
4. Easing of global timing issue - In system such as a synchronous microprocessor, 
the system clock, and thus system performance, is dictated by the slowest or 
critical path. Thus, most portions of a circuit must be carefully optimized to 
achieve the highest clock rate, including rarely used portions of the system. Since 
many asynchronous systems operate at the speed of the circuit path currently in 
operation, rarely used portions of the circuit can left unoptimized without 
adversely affecting system performance. 
5. Better technology migration potential - In many asynchronous systems, 
migration of only the more critical system components can improve system 
performance on average, since performance is dependent on only the currently 
active path. However, better performance for synchronous systems can often only 
be achieved by migrating all system components to new technology, since again 
the overall system performance is based on the longest path. Also, since many 
asynchronous system sense computation completion, components with different 
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delays may often be substituted into a system without altering other elements or 
structures. 
6. Automatic adaptation to physical properties _ The delay through a circuit can 
change with variations in fabrication, temperature, and power-supply voltage. 
Synchronous circuits must assume that the worst possible combination of factors 
is present and clock the system accordingly. Many asynchronous circuits sense 
computation completion, and will run as quickly as the current physical 
properties allow. 
1.2.2 Hazards 
All these characteristics make asynchronous systems very attractive in 
tomorrow's VLSI systems. However, hazard and race problems in asynchronous 
circuit make it more difficult to design in an ad hoc fashion than synchronous circuit. 
Asynchronous communication protocols increase the computation time, and involve 
additional circuitary. The existing computer-aided design tools and implementation 
alternatives avaible for synchronous circuits either cannot be used at all in 
asynchronous design or require extensive modifications. 
In synchronous system, glitches on wires are not usually a problem. 
Computation occurs between clock ticks, and transitions on wires must stabilizes 
before the next clock ticks, and transitions on wires must stabilize before the next 
clock tick. However, since an asynchronous system has no global clock, computation 
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is not bound to discrete time intervals and any glitch may cause the system to fail. 
The potential for a glitch in an asynchronous design is called a hazard[6]. Sequential 
hazards are also possible in asynchronous state machines; these are called critical 
races and essential hazards. [28] 
Hazards are temporal phenomena: they manifest during the dynamic 
operation of a circuit. There are several approaches to eliminate combinational 
hazards. First, inertial delays may be used to filter out undesired spikes. Second, 
synthesis techniques can be used to avoid hazards. Third, if bounded delays are 
assumed, hazards may eliminated by adding delays to slow down certain paths in a 
circuit. A final approach is to tolerate hazards where they will do no harm. 
1.2.3 Classes ofAsynchronous circuits 
Asynchronous circuits can be classified into : 
1. Delay-Insensitive - DI circuit is one which operates correctly regardless of delays 
on gates and wires. That is, an unbounded gate and wire model is assumed. 
2. Quasi-Delay-Insensitive - QDI circuit is delay-insensitive except that synchronic 
forks are assumed. An isochronic fork is a forked circuit, delays on the fork 
branches may be different. The motivation of QDI circuits is that they are the 
weakest compromise to pure delay-insensitivity needed to build practical circuits 
using simple gates and operators. 
3. Speed-independent - SI circuit is one which operates correctly regardless of gate 
delays; wires are assumed to have zero or negligible delay. 
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4. Self-timed - Self-timed circuit, described by Seitz, contains a group of self-timed 
elements. Each element is contained in an quipotential region, where wires have 
negligible or well-bounded delay. An element itself may be an SI circuit, or a 
circuit whose correct operation relies on localized timing assumptions. However, 
no timing assumptions are made on the communication between elements [28]. 
1.3 Introduction to Transform Coding 
Transform coding is one of the enabling technologies for advanced video 
transmission and multimedia products. It may reduce the memory and band 
requirement for an image to 1/25 with reasonable quality. Most transform coding 
systems use the order-8 Discrete Cosine Transform (DCT), which is introduced by 
Ahmed et al in 1974. The DCT is a real transform close to the Karhunen-Loeve 
Transform (KTL) of a first-order stationary Markov sequence and is superior in 
decorrelation of the coefficients. 
As the DCT contains real numbers in the transform kemel, so various JPEG 
and DCT chips have been implemented using about 14 bits to represent a DCT kernel 
component to ensure its accurate representation. W.K. Cham has developed an 
integer version of DCT, which are called Integer Cosine Transform (ICT). ICT has 
been shown to be functionally compatible to the DCT and performs nearly as good as 
the DCT[2,3]. The main advantage ofICT is that its kemel components require only 
a few bits for exact representation, so it is simpler to implement in hardware and thus 
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will cost less. This is the reason why ICT has been adopted in the Galileo spacecraft 
for coding images before sending back to earth. 
In transform coding, the original image is divided into sub-pictures of a 
particular block size such that the highly correlated spatial data are transformed into 
weakly correlated coefficients. It results in significant and insignificant coefficients 
of which the insignificant ones can be discarded in the process. Therefore, the overall 
amount of memory is reduced. The main problem of transform coding is on the 
implementation but recently it has been eased from the high-speed digital hardware. 
Transform coding techniques are based on the inter-element correlation of 
the image. The higher the correlation of the image data is, the more the power 
spectral distribution is close to the low frequency components, thus requiring less 
channel capacity for transmission. The extent to which images may be compressed 
whilst still keeping satisfactory reproduction of the image is crucially dependent 
upon their correlation properties. Fortunately, most of the images have high values of 
correlation coefficient. 
Image transform coder and decoder can be in a two-pass system. In two-pass 
scheme, data compression by transform coding consists of three process which is 
done in the transmitter. They are: 
i) It transforms highly correlated image elements into a set of weakly correlated 
coefficients. 
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ii) Bits are allocated to these coefficients so that more bits are allocated to those 
coefficients with higher variances. 
iii) Coefficients are quantized before transmission of the coefficients. 
In this system, the original image is divided into sub-pictures of size n x n, 
where n is usually 8 or 16. The sub-pictures are transformed into an array of 
independent coefficients of which maximum information is packed into a minimum 
number of coefficients. More bits are assigned to the coefficients having larger 
variances, and fewer bits for coefficients having smaller variances. The final process 
is to quantize and code the coefficients for transmission. 
At the receiver, the received data with overhead information are decoded to 
the quantized transform coefficients, and an inverse transform is applied to the 
coefficients to recover the picture. 
In transform coding technique, the most important part is to find the best 
transform function. Optimum transforms can convert the statistically dependent 
picture elements into an array of uncorrelated coefficients. The total energy of the 
spatial image data is preserved in the transform domain. The criterion of optimum 
transform is based on whether it can completely decorrelate the image data. 
Many DCT chips have been implemented, which use about 14-bits to 
represent a DCT kemel component. Since the basis vector components of the DCT 
are mainly real numbers, it was found that the implementation of the DCT in finite 
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length arithmetic was more complicated than those transforms whose basis vector 
components are integers only, i.e. the Walsh transform, Slant transform and HCT. 
However, none of them have the same data compression ability as the DCT. Cham 
generated another transform called Integer Cosine Transform (ICT) as an alternative 
to the DCT [2,3,4]. The ICT was shown to be functionally compatible to the DCT 
and with performance close to the DCT [2,3,4]. The ICT(10,9,6,2,3,1) requiring only 
4 bits for exact representation of its kemel components. 
The Integer Cosine Transform was derived from the DCT by the concept of 
dyadic symmetry[2,3]. The (i,j)th kemel component of the order-8 DCT is: 
tMJ) = j | c o s { ^ ^ ^ } for i 0,y E [0, N -1] 
for / = 0,7G[0,A^-1] 
“ ^ N 
By representing kemel components of the same magnitude using the same 
variable, the DCT kemel can be expressed as [T] with its (i,j)th components being 
tc(ij). 
_kO(g g g g g g g g ) -
kl(a b c d -d - c - b -a) 
k2(e f - f -e - e - f f a) 
k3(b -d -a -c c a d -b) 
T = 
k4(g -g -g g g -g - g g) 
k5(c -a d b - b -d a -c) 
k6(f -e e - f - f e -e f) 
_k7(d -c b - a a - b c -d) 
Fig. 1-1 ICT kernel [T] 
where ki is the scaling factor such that the ith basis vector is of unity magnitude. Let 
[T] = [K][J] 
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where [K] is a diagonal matrix whose (i,j)th element equals ki and [J] contains 
components a, b, c, d, e, f and g. It can be shown that [T] is orthogonal if : 
a.b = a.c + b.d + c.d ... (1) 
Transform [T] are called Integer Cosine Transforms or ICT(a,b,c,d,e,f) if they 
satisfy the following conditions: 
a > b > c > d and e > f ... (2) 
and a, b, c, d, e, and f are integers ... (3) 
Condition (2) ensures that basis vectors of ICT(a,b,c,d,e,f) resemble those of 
the DCT and (3) ensures that transform components of ICT(a,b,c,d,e,f) can be 
represented by finite number of bits. There are many possible ICTs which will be 
denoted as ICT(a,b,c,d,e,f). ICT(10,9,6,2,9,3) has been shown to be a promising 
alternative to the DCT as its kemel components requires only 4 bits for 
representation and it has very close performance as DCT in both transform efficiency 
and mean-square-error[8]. Better performance can be achieved by increasing the bit-
length of the kernel components. 
In mathematics, when x is ah input vector(8xl) and C is the coefficient vector 
(8x1). The lD forward transform is given by : 
C = [T] X 
= [K][J]x 
and the inverse transform is expressed as 
X = [T]t C 
= [ j ] t p c ] c 
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When [X] is an input matrix (8x8) and [C] is the coefficient matrix (8x8), the 
2D forward transform is given by 
[C] = [T] [X] [T]t 
=[K][J][X] [J]t[K] 
and the inverse transform is expressed as 
[X] = [T]t [X] [T] 
=[J]t[K][C][K][J] 
The order-8 ICT can be computed using a fast computational algorithm [2]. 
This fast algorithm is composed of butterflies which convert two numbers (input or 
intermediate) into another two (output or intermediate results). Its structure is similar 
to that of the DCT fast algorithm and has four stages. Unlike the DCT which 
requires multiplication of these numbers by 13-bit multiplicands, the ICT requires 
integer multiplication and addition only. 
xO \ ~ ~ / ® \ ^ ® Y ® CO 
x l U ® 0 — C 6 
x 3 ? ® 6 ^ ® — C2 
x 5 ^ e y e ^ e ^ @ c 5 
x 6 f 4 e e ^ 0 c 3 
x7 L A e l @ / ^ c 7 
Fig. 1-2 Forward ICT fast algorithm 
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Z> + c 1 a + d Where p = —— and q =—— P 2-a ^ 2'C 
From the previous research done by W.K. Cham, ICT(10,9,6,2,9,3) was 
found be the best version and its fast algorithm in forward and inverse transform are 
shown Fig. 1-1 and Fig. 1-2 respectively. 
X0 ^ —— CO 
x l ^ ] ® ¥ © A o — C4 
: m h t i - c 
1 ® f | ® c i 
x 5 | | e _ 0 ^ e ^ 0 C 5 
x 6 H e A @ f ^ e c 3 
x7 / _ _ \ © — Z B . L ^ Q C 7 
Fig. 1-1 The forward ICT(10 9 6 2 9 3) fast algorithm 
CO ——V © ^ ^ ^ ~ ~ 7 e x o 
C 4 — 0 ¥ ® H ® x l 
c 6 — ‘ ' 
C2 — ^ © ^ e ^ © x3 
c i v ^ ® ® — | e x 4 
c5 ^ 0 e e 0 x5 
: m t M i _ ^ n t : 
Fig. 1-2 The reverse ICT(10 9 6 2 9 3) fast algorithm 
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1.4 Organization ofthe Thesis 
This thesis is organized as follows. Firstly, the objective and the summary of 
this project is described in this chapter. Also the background information, pros and 
cons about asynchronous and Integer Cosine Transform are introduced. 
Then the basic concept of designing self-timed system will be reviewed in the 
next chapter. Two established self-timed design methodologies (speed independent 
and micropipeline), and their handshake control circuits, data path circuits will be 
discussed. Also comparison will be made according to their performance in terms of 
speed, complexity and efficiency. Some improvement techniques for micropipeline, 
such as the use of asymmetric delay element, variable bounded delay circuit and 2-
phase handshake protocol were then developed and they are described in Chapter 2. 
The implementation and testing result of two types of Bit-serial Matrix 
Multipliers designed with these two methods will be described and compared in 
chapter 3. Another testing example Micropipeline Modified Booth's Multiplier have 
been designed for evaluation, and it will be discussed in this chapter. An alternative 
complete detection method based on the unbounded delay approach by using the 
current-sensing completion detection technique has been investigated. The theory, 
simulation and testing results of this technique will be discussed in Chapter 4. 
After all self-timed circuit design styles were discussed and summarized, 
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chapter 5 will discuss which kind of processor architecture and self-timed technique 
is the most suitable for implementing our target application - Integer Cosine 
Transform processor. In chapter 6, the first generation of the self-timed ICT 
processor will be introduced first. Followed is the implementation and testing results 
of the final version of the self-timed ICT processor. Finally, Chapter 8 is the 
conclusions of this thesis. 
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Chapter Two 
2. Asynchronous Design Methodologies 
2.1 Introduction 
Asynchronous design has been an active area of research since at least the 
mid 1950's, but has yet to see widespread use. In synchronous system, time is 
assumed to be discrete, hazards and feedback can largely be ignored. While in 
asynchronous system, time is not assumed to be discrete. This has several possible 
advantage as described in chapter one. 
However, hazards or race problem cannot be ignored and it makes 
asynchronous system difficult to design. Self-timed logic provides a method for 
designing hazard-free asynchronous systems, which operates correctly independent 
of gate or wire delay. The control and data path circuits guarantee correct operation 
of asynchronous circuit and prevent from hazard. These additional circuits obviously 
increase the complexity of the system. So, one of the objectives in this research 
project is to find ways to improve the efficiency of both the control and data path in 
self-timed system, i.e. reduce circuit overhead and increase the operating speed. 
The basic idea and potential advantages of asynchronous are reviewed in 
previous chapter. In this chapter, the details of self-timed design methodologies will 
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be discussed. Different self-timed system design approaches will be compared and 
analyzed. The weaknesses of the conventional control and data path structure in self-
timed systems will be pointed out and some improvement technique will be 
introduced. 
My research in asynchronous actually started from the research findings by 
Eva Pang. She had built up a self-timed cell library and found out some special 
handshake control protocol and circuits in both DCVSL and Micropipeline system. 
After studing her works, I made some improvements on her circuits and developed a 
new micropipeline architecture and designed a Booth's Multiplier based on this new 
structure. After comparing these two methods, 2-phase Micropipeline was found to 
be the most suitable method for implementing the ICT processor. 
2.2 Self-timed system 
Self-timed logic provides a method for designing hazard-free asynchronous 
systems, which operates correctly independent of gate or wire delay[9]. Self-timed 
system consists of Handshake Control Circuit (HCC) and Self-timed block (or Data 
Computation block). Handshake control circuit manages the sequence of events in 
the self-timed block and it must ensure that data are correctly transferred regardless 
of the relative delays among the handshake signals. The handshake control circuit 
can be described by a handshake control protocol. A lot of HC protocols and data 
path structure have been developed. However, they are usually very complicated and 
difficult to implement. 
page 2-2 
An ICT Image Processing Chip Based on Fast Computation Algorithm and Self-timed Circuit Technique 
Chapter 2 Asynchronous Design Methodologies 
My research in asynchronous design concentrates on the 2-phase and 4-phase 
handshake signaling in dual-rail speed independent circuit using Differential Cascode 
Voltage Switching Logic (DCVSL) structure and the single-rail micropipeline 
structure. After comparing these two methods, 2-phase micropipeline was found to 
be the most suitable method for implementing the ICT processor. Then I tried to 
improve the 2-phase micropipeline structure in order to make it more effective when 
using in the self-timed ICT processor. 
^ ^ ^ 
Self-Timed ao Self-Timed ai Self-Timed 
f - <— 
Computational Handshake Computational 
ri ro 
block ~ ~ H ^ Controller y / block 
Present stage Next stage 
Fig. 2-1 Basic Self-timed system 
In a self-timed system, global clock is replaced by control signals generated 
locally with a handshake control circuit. Fig. 2-1 shows a typical self-timed system 
which contains two stages of self-timed blocks and a handshake control circuit. 
The complete detection circuitry in each self-timed block is used to generate a 
Complete signal when the block finishes its computation process. So that each self-
timed block can operate in its maximum speed instead of being limited by worst-case 
path in other sub-system. This completion signal initiates the Request signal of the 
next self-timed stage. After the next stage has finished its operation, an Acknowledge 
signal is fedback to the previous stage through the handshake control circuit. The 
sequence of events depends on the handshake control protocol being used. 
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Generation of complete signal is very important and critical in self-timed 
system, as it is used to guarantee circuit operating correctly by preventing hazards, 
"Run-away" or “Continual-feeding" conditions. If the complete signal is generated 
before the self-timed block finishes its computation process or data is not valid, 
incorrect results will be latched. If the complete signal is generated a long time after 
end of computation, the system will be slowed down. However, to generate the 
complete signal just in time while maintaining simple structure is really a difficult 
task. 
The following sections describe two established self-timed circuit structure _ 
DCVSL and Micropipeline methodology. Then the improvement of these methods 
will be discussed. 
2.3 DCVSL Methodology 
According to the self-timed design principles described previously, complete 
signal should be generated correctly and effectively in each self-timed block for 
correct and optimal operation. One of the popular design style used to correctly 
generate a complete signal is the use of 4-phase dual-rail encoding system. It is a 
kind of Speed Independent circuit which uses the unbounded delay model, assuming 
that delays in both elements and wires are unbounded. 
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In dual-rail encoding system, each data of this system is represented by two 
bits (i.e. 1=01, 0=10). Each pair of data-lines is set to +00 before each computation 
cycle. When the computation completes, each pair of data-lines would be either 01 
or 10. Thus, the completion signal can be extracted from the dual-rail data lines as 
soon as the process finishes. A popular method of implementing such a system is to 
use precharge DCVSL [14,15,27] circuit in the data-path. To study the operation of 
the whole system, we have to understand the structure of DCVSL first. 
2.3.1 DCVSL gate 
Fig. 2-2 is a typical DCVSL circuit and works like dynamic logic. It is 
composed of P-MOS precharge circuit and N-MOS evaluate circuit. It has 
precharge/evaluation control signal “1” data inputs and a pair of data output "Q" and 
"QB", where QB" is the complement of "Q". Since it is a dual-rail system, each 
input and output data is represented by 2-bits as described previously. Before 
evaluation, nodes kl and k2 are charged to logic "high" by switching on transistors 
#1 and #2, so that both Q and QB are forced to "0”. Evaluation starts when transistor 
#3 turns on. When the computation completes, either node kl or k2 is discharged to 
"low", so the Completion signal can be extracted. This complete signal informs the 
handshake control circuit to carry out the next event (i.e. precharge, evaluate). As it 
is a dynamic logic and kl and k2 nodes cannot be recharged during evaluation 
period, so the inputs are not allowed to change during evaluation period. The N-
MOS logic tree is different from normal N-MOS logic circuit in conventional 
dynamic logic. It is more complex as it has to evaluate two results. 
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Fig. 2-3 shows the circuit of a DCVSL latch. Complete signal "rdy" is the 
output of a NAND gate. That means once either kl or k2 becomes 1, complete 
signal is activated. A DCVSL inverter can be easily formed by simply changing "Q" 
to "QB" and "QB" to "Q". 
A 
#4|"""[#T~~P"[#5 
C phrHL 3 
Q " ^ 4 ^ 1 N ~ ^ " ' 




Fig. 2-2 precharge DCVSL circuit structure and DCVSL latch 
A 
C pME p 
Q"^"<H^^^]i^>^QB 
y ^ d kl _ r ^ , 
k 2 _ >"rdy 
IN^^L^^IN ^ ^ 
iH[ 
” 
Fig. 2-3 A DCVSL latch with ready signal output 
The operation of DCVSL circuit can be summarized as follow: Signal “1” is 
initialized to "low" to precharge kl and k2 first. After all input data are valid, “1” is 
forced to "high" to perform evaluation. If computation completes, either kl and k2 
becomes "low" and "rdy" signal is activated. According to the working principles of 
a DCVSL circuit, the handshake control circuit in DCVSL system should be able to 
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generate appropriate precharge and evaluate signal for DCVSL data path circuits, 
handle the request and acknowledge signals from other self-timed blocks. 
2.3.2 Handshake Control 
ao ai 
^ Handshake k Handshake . 
p ; ~ ~ - ~ > Controller ~ — Controller 
ro ^rdy done 
\f_ y 
Data J ~ ~ ^ 
- A L Self-TimedLogic - A L Self-TimedLogic - A 
/ Operator _ / Operator _ / 
Fig. 2-4 Self-timed system with DCVSL data-path 
Fig. 2-4 shows a simple DCVSL pipeline self-timed system. It is similar to 
the block diagram of basic self-timed as shown in Fig. 2-1, except that it is 
constructed in the pipeline structure. The system consists of two parts, handshake 
control and DCVSL data path. Based on the operation principle described above, the 
handshake control circuit can be designed starting from planning the sequence of 
handshake signals. Since the DCVSL circuit must be charged before each operation, 
the handshake control protocol must be in four-phase format, i.e. Return-to-Zero 
system. 
Fig. 2-5 shows the Signal Transition Graph (STG) of a handshake control 
protocol which was originally proposed by Tan et al. [16] and modified by Y.W. 
Pang et al. [17]. It is a parallelism degree of 2 handshake control protocol. Fig. 2-6 
shows the timing diagram of a four stage pipeline DCVSL system using this 
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protocol. There are three states between two evaluation states (i.e. "Evaluation", 
“Hold’ "Precharge", “Enable "Evaluation"). The state next to "Evaluation" must 
be “Hold”, and its previous state must be "Enable". 
f ri+ “ > 0 \ z» 
j + , z ro 
. ^ r d y ^ I 01»~~I . _ '16 
ao Z \ i ,: I ^ v ^ - - ^ ^ 
I Q 1 ^ I "t • h b Static C c) • ^ ro 
i 4. .. p ^ ^ ^ > i ^ p = i C : ^ ^ ^ ^ 
ri" > ro' s • ^ ^ 
, ao+<——rdy'i^ + 
I ai , ,<r"^^^, 
\ J \ J LTQ;^=_^;;^^r--^"" 
Fig. 2-5 STG and the circuit of handshake control circuit 
(parallelism degree = 2) 
Stage 1 Hold yPrechargin^ Enabled ^ Evaluating^ Hold yPrecharging 
Stage 2 Evaluating^ Hold &recharging^" Enabled ^ E v a l u a t i n g ^ ^ ~ " H ^ ~ 
Stage 3 Enabled ^ Evaluating Hold ^^echarging^ Enabled^ Evaluating 
Stage 4 Precharging^ Enabled^ Evaluating Hold ^ P r e c h a r g i n ^ Enabled 
Fig. 2-6 Timing diagram of HC protocol in Fig. 2-5 
Fig. 2-7 shows the STG of a parallelism degree of 3 HC protocol, and Fig. 2-
8 is its timing diagram. The main difference between HC protocol with parallelism 
degree of 3 and 2 is that: In the first case, the state before Evaluation is allowed to 
change (i.e. from “Precharge to "Enable") even the state of next stage is keeping 
unchanged. But in later case, there is not such freedom, i.e. previous stage cannot be 
"Enabled" during present stage in "Hold" period. Therefore, the system throughput 
rate may be higher with a parallelism degree of 3 HC protocol. 
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A A 
/ V r d y + — r*o+ 1 . 
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y ai _A [^P9_ . ]-^^y 
Y. ‘^ "L^ T^"] M 
n + \ rdy-—ro- pH^Cb^ ,^  
aO^ \ > 7 “» -^^^^__^ / h^c .^ / ~N I+9 
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Fig. 2-7 STG and circuit of handshake control circuit 
(parallelism degree = 3) 
Stage 1 Hold ^Prechargin^^ii^ Evaluating ^ H^ ^Prechargin^ 
Stage 2 Evaluating^ ^ Hold ^ Precharging^ E^r^ ^ Evaluating ^^ Hold ^ 
Stage 3 Enabled ^ Evaluating"^ Hold ^ Prechargin^^^ii^ Evaluating < 
Stage 4 ^Precharging^ EnabieZ^ Evaluating ^ ^ Hold ^^Prechargin^ 
Fig. 2-8 Timing diagram of HC protocol in Fig. 2-7 
Beside of correctly handling the sequence of request, acknowledge, precharge 
and evaluate signals, hazard-free handshake control circuit must be Semi-modular : 
A circuit is semi-modular if every excited signal becomes stable only by changing its 
value, (e.g. x+ — y+, semi-modularity requires that only after y+ has actually gone 
high, can x go low, x-). Moreover, handshake control circuit must also prevent the 
cases of mn-away and continual-feeding conditions as shown in Fig. 2-9 and Error! 
stage 1 Evaluating ^ Hold P^rechai"gingy Enabled ^ Evaluating^  Hold~y^ec^r^ 
Stage 2 Enabled ^ Evaluating^  Hold P^recharge 
(a) Run-away 
Stage 1 Evaluating ^ Hold ^Prechargin^  Enabied^ Evaluating^  Hold 
Stage 2 Enabled ^Evaluating^  Hold — P^recharge 
(b) No Run-away 
Fig. 2-9 (a) Run-away and (b) Correct operation 
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Stage 1 Evaluating^  Hold yPrecharging 
Stage 2 Enabled ^ Evaluating^  Hold P^recharging^  Enabled ^^^^'tjyf^^ Hold 
(a) Continual Feeding 
Stage 1 Evaluating^  Hold ^ Precharging 
Stage 2 Enabled^  Evaluating Hold P^recharging 
(b) No Continual Feeding 
Fig. 2-10 (a) Continual Feeding and (b) Correct operation 
In order to implement the handshake control circuit from STG effectively, a 
special logic gate has to be used, which is called C-element. It is first introduced by 
D.E. Muller in 1956[8]. Fig. 2-11 shows the circuit diagram of two different kinds of 
C-element, (a) dynamic C-element and (b) static C-element. C-element is an even-
and element, i.e. the output of C-element will not be changed unless all the events at 
the inputs have happened. It is often used to synchronize concurrent processes. 
A T 
^ H _ _ / L r ^ r a ^ " ^ 
A ^ ^ r ^ n A _ H ] V 
n q K HU Hh HC 
B - ^ - 4 _ ^ o _ J — — C B X _ ‘ — — T _ T _ C 
Hd z M^rnd 
Ln^ U ^ ^ H [ | ^ 
4 ~ I " " ^ 
Fig. 2-11 (a) Dynamic C-element (b) Static C-element 
A pipeline Speed-independent system can be easily assembled using the 
handshake control circuit, DCVSL latches and computational blocks with legal 
interconnections of control signals. Users can choose the appropriate HC protocol 
and implement the function of data path with DCVSL elements. This system will 
operate correctly without due regard to the gate delay in each self-timed block of the 
data path provided that the HC protocol is semi-modular. 
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2.4 Micropipeline Methodology 
Micropipeline was first introduced in Ivan Sutherland's Turing Award 
Lecture [18]. He assigned the name "Micropipeline" to a particularly simple form of 
event-driven elastic pipeline with or without internal processing. It is called 
micropipeline because it is useful in very short lengths, and it is suitable for layout in 
microelectronic form. Micropipeline adopts a scheme based on the bundled-data 
convention, using ad hoc bundling delays for each stage of the pipe [19]. 
K—est | / _ ^ \ 




Request j ^ ' ^N^X 
H V ~ ~ f f ^ 
wM ^mmM W w 
(b) 
Fig. 2-12 (a) Four-phase (b) Two-phase Bundled data convention 
Fig. 2-12 shows the timing diagram of four-phase and two-phase bundled 
data convention. The interface between sender and receiver consists of a bundle of 
data which carries information (using one wire for each bit) and two control wires; 
request from the sender to the receiver carries a transition when the data is valid; 
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acknowledge from the receiver to the sender carries a transition when the data has 
been used. 
Similar to DCVSL self-timed system, micropipeline also consists of 
handshake control, complete signal generation and data-path circuits. However, its 
complete signal generation method is totally different from DCVSL approach. It 
uses bounded-delay approach which is similar to traditional synchronous digital logic 
systems. An arbitrary delay element is used to generate the complete signal. The 
delay value can be estimated by simulation or by calculating the worst-case delay of 
the computation block and wire delay can also be included. Once the data bundling 
constraints are met, the micropipeline approach can be considered delay-insensitive. 
Since the complete signal is not extracted from the encoded data, a computation 
block can be implemented by single-rail logic and the data do not have to retum to 
zero in each cycle. So, the computation block can be exactly the same as the one in 
synchronous digital system. 
2.4.1 Summary of previous design 
Many Micropipeline circuits with various handshaking control protocols have 
been developed. This section will introduce Sutherland's first 2-phase micropipeline 
and former research student, Eva's 4-phase micropipeline. Then some improvements 
of these circuits summarized from my research work will be discussed. 
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Fig. 2-13 Sutherland's two-phase handshaking micropipeline 
Fig. 2-13 shows the block diagram of Sutherland's micropipeline system. It 
operates in 2-phase handshaking protocol. The handshake control circuit is much 
simpler than that of DCVSL system, which has only one C-element per stage. Its 
storage element used is called Capture and Pass Latch, which is an event-controlled 
storage element. When there is change of phase in ‘Ri’ signal, Data will be captured 
and stored in the latch. If the next stage latch has captured the data, the phase of 
acknowledge signal 'Ai' will be changed. The CP-Latch goes to transparent mode 
and capture next data. 
Capture Pass 
r ^ ^ ^ i I 
^ ^ ^ 1 ^ In I ^ I K Out T ^ . 
I K>*^^ ^^^ "^  ^>0 » In Out ». 
01-^ .^ 1^  r ^ j CP Latch 
0 I U ^ ^ Cd Pd 
4 - < H I 7 " 
I I , , 
Fig. 2-14 Sutherland's CP Latch (For two-phase handshaking) 
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This micropipeline is very simple and effective. However, the circuit of its 
CP-Latch is rather complicated and requires two control signals, ‘Capture’ and 
'Pass'. Also, before feeding these signals to next and previous stages, they have to 
be delayed a moment in order to make sure the latch have captured the data. So there 
are totally four control terminals. Moreover, the transparent mode of this latch 
makes the implementation of feedback difficult. 
1_^  delay ) |_^ ~ delay __^ | ^ 
Req Control Control Control 
Ack _ J - J — 
- ^ - ^ = ^ ^ > = ^ ^ ^ U = n / ^ 
C P . . c P . C P f Standard A ( Standard \ 
_ : : ) C P - I ^ , h > , S S £ f O ( = S l :^CP-U.ch ^ 
block) block) 
V J V J 
Fig. 2-15 Micropipeline with CP-Latch 
Fig. 2-15 shows a micropipeline with 4-phase handshake signaling which is 
developed by Eva Pang. The hardware structure and operation of this system are 
different from Sutherland's circuit as a different CP-Latch is used. Sutherland's CP-
Latch is sensitive to both positive and negative phases, while the operation of Eva's 
CP-Latch is the same as a master-slave D-type flip-flop. That means this latch is 
only sensitive to only one phase transition. The circuit diagram is shown in Fig. 2-
16. So this micropipeline can only operate in 4-phase handshake signaling mode. 
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Fig. 2-16 Eva's CP Latch 
A A 
ai 
f t ^ ~ ~ ~ 0^- ri 
( l ^ ^ t J ^ ^ ^ p C ^ > y ^ 
V ^ \ J ^ ao 
Fig. 2-17 Four-phase Handshaking Control protocol and circuit 
In order to minimize the additional delay caused by 4-phase handshaking, an 
additional C-element is added and it is equivalent to inserting one more self-timed 
stage. The handshake control protocol used is described in Fig. 2-17. Its advantage 
is that once the second stage's latch has captured and passed the data, first stage's 
latch can capture and pass the next data. But if there is only one C-element, first 
stage's latch cannot capture the next data until the third stage's latch capture the data. 
Implementing micropipeline is thus easier than that of speed independent 
Self-timed with DCVSL structure, (i.e. only need to replace the registers in 
traditional synchronous digital logic systems by CP Latches and to add appropriate 
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handshake control circuits and delay elements). The system throughput depends on 
the values of delay element used plus the gate delays ofhandshake control circuits. 
A A 
, HC H t K r \ 
An <) <1 o i)— j>o ^^ >0— Output 
VC J [ 
V V 
Fig. 2-18 Voltage controlled delay element 
Delay element is very important in micropipeline system. Its delay time must 
be long enough to guarantee the computational block to complete its operation. 
However, if its delay time is much longer than actual delay of the computational 
block, the whole system will be slowed down. In designing micropipeline, we can 
only estimate the delay value by simulation and it is usually not so accurate since 
there are many uncertainties in fabrication process. So Eva used an adjustable delay 
element which can be controlled by a reference voltage as shown in Fig. 2-18. It was 
modified from K.M.Yue's adjustable delay element [20]. It had a minimum delay 
value by setting the width to length ratio of the MOS transistors. An analog input 
VC can further adjust the resistance of MOS transistor manually, hence the delay 
value. So the delay value can be adjusted even after the chip is fabricated. 
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2.4.2 New Micropipeline structure and improvements 
After reviewing previous designs in micropipeline, we will now go to see 
how to improve them. The micropipeline circuits described above are composed of 
handshake control circuit, delay element, CP-latch and standard CMOS logic 
circuits. CMOS logic circuit computational block is actually the same compared 
with their synchronous system counterpart. The concentration then focused on the 
handshake protocol, delay element and storage element. 
Firstly, lets compare the differences between 2-phase and 4-phase 
handshaking. In a 4-phase handshaking system, all control signals such as request 
and acknowledge signals have to retum to their initial value after every complete 
cycle. So the total cycle for a 4-phase handshaking system is equal to twice the delay 
element's delay time plus gate delay of C-elements. While the total cycle time for a 
2-phase handshaking system is equal to one delay element's delay plus gate delay of 
C-element. You can see that, to do the same thing, 4-phase handshaking needs twice 
the time longer than that of 2-phase handshaking. However, Sutherland's CP-latch 
for 2-phase micropipeline is complicated and additional control circuits must be 
added in order to handle a feedback system. 
According to the above problems, a new micropipeline structure has been 
developed to solve the problems, and a series of solutions have been found to 
enhance the performance of micropipeline. Fig. 2-19 shows a new micropipeline 
structure which is a 2-phase handshaking system with D flip-flop as register. 
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Fig. 2-19 Micropipeline with D Flip-Flop 
In this design, D flip-flop is used instead of CP-latch. Since the flip-flop 
responses to either one phase change of its input clock only, the control becomes 
easy, especially for feedback control. In addition, the whole data path structure is 
exactly the same as its synchronous system counterpart. The advantage is that a 
synchronous system can be easily modified to a self-timed system just by adding a 
handshake control circuit. You may have the following question: a D flip-flop is a 
single edge sensitive storage element, how can it be used in a 2-phase handshaking 
system? Of course, some modification in the handshake control circuit must be 
made. 
^ ^ ( a i 
H 
C 
V ri _ ] I I I 
ao ( “ r ) ro r o _ J 1 | 1 
6 ai _ _ n ^ ^ 
\/lro lro 
Fig. 2-20 (a) A new Handshaking Control circuit and (b) its timing diagram 
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Fig. 2-20 (a) shows the handshake control circuit for this new micropipeline. 
It is similar to previous handshake circuit except an XOR gate is added. Actually 
their signal transition graph is the same. In previous designs, both "request" and 
"acknowledge" signals are used to control the CP-latch. But now, an XOR gate is 
used to extract a signal to control the D flip-flop from "request" and "acknowledge" 
signals as shown in Fig. 2-20 (b). So two pulses can be produced in each cycle. 
There are some advantage of using this approach. In previous CP-latch 
system, an extra delay element (usually small) is added to "Capture" and "Pass" 
signals to produce "Cd" and "Pd" signals. The purpose of these additional delay is to 
ensure previous stage's latches pass new data after next stage have captured the data. 
In the new design, since the clock signal for D flip-flop "lro" is extracted from 
request and acknowledge signals, a delay which is equivalent to an XOR gate delay 
is introduced. 
In addition to 2-phase handshaking system, 4-phase handshaking system can 
be built based on this D flip-flop structure. By using the same micropipeline 
designed by Eva, we just need to replace all the CP-latches by D flip-flops. The 
handshake control circuit remains unchanged, which is the one as shown in Fig. 2-17. 
The voltage controlled delay (symmetrical delay) was also modified based on this 
structure, i.e. using both P-MOSs as the voltage control transistors as shown in Fig. 
2-21. 
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Fig. 2-21 Circuit diagram of the new Symmetrical Delay element 
Based on these 2-phase and 4-phase micropipeline structure and delay 
element, further improvement techniques have been developed and they will be 
discussed in the next sections. 
2.4.2.1 Asymmetrical delay 
As mentioned before, the total cycle time of a 4-phase handshaking system is 
at least twice the 2-phase system. It is because all signals have to retum to their 
initial value and "request" have to pass through the delay element twice in each 
cycle, i.e. from “low” to “high’ and then from "high" to “low’’. 
The use of asymmetrical delay element [27] in 4-phase handshaking system is 
a way to minimize the waste of return period time, since the time period from 
negative transition of ro (present) to ri (next) can be reduced by passing a delay 
element which has very short delay time for this transition. This element is called 
asymmetry because the propagation delay for positive transition and negative 
transition is not equal. Fig. 2-22 shows the circuit diagram of an asymmetrical delay 
element, it is also modified from K.M.Yue,s adjustable delay element. Delay values 
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are achieved by appropriately sizing the W/L ratio of the transistors. For example, 
W/L the N-MOS transistor of the first stage and P-MOS transistors of the second 




In o <1——0 <1~ ^ ^ ^ ^ ~ Output 
V 
Fig. 2-22 Circuit diagram of Asymmetrical Delay element 
The Control voltage VC varies the resistance of the transistor and in tum the 
RC charging time constant. The output buffer is two normal inverter which is used 
to reduce the rise and fall time of the output signal. Unlike previous design, the VC 
controlled transistor is a P-MOS instead ofN-MOS as its resistance is larger than that 
ofN-MOS for the same W/L ratio. 
Fig. 2-23 is the SPICE simulation result with ES2 CMOS 0.7^im process 
parameters. It shows the propagation delay from low to high varies from 10ns to 
30ns depending on control voltage (VC), and the propagation delay from high to low 
is much smaller and is independent of VC. The simulation result shows the 
propagation delay does not increase linear with VC. 
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Fig. 2-23 Characteristic of Asymmetrical Delay element 
Since the charging/discharging equation of the capacitor is: 
dVout 
I = C ut~^ 
jU'S'W 2 
where Ids{sat) = ~z 7~( Vth) in saturation region 
iox*L 
So, the charging and discharging time (delay) is inversely proportional to the 
square of (Vgs - Vth). And the delay increases to infinity as Vgs < Vth as control 
transistor is completely cut-off. 
2.4.2.2 Variable Delay and Delay Value Selection 
Although Micropipeline has many advantages over DCVSL systems, it 
achieves only worst-case delay instead of average-case delay. Although every self-
timed block is allowed to have different delay element, this worst-case delay is fixed 
for all situations in a given self-timed block. In some cases, the whole system would 
be speed up if we can select or vary the values of delay element according to 
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different situation or input data patterns. Muscato et al. proposed a locally clocked 
microprocessor using different delay values for different operations in a ALU [21]. 
This approach was further investigated and some circuits were developed for both 2-
phase and 4-phase micropipeline systems. 
There are several methods to vary the propagation delay of a delay element. 
One obvious way is to vary the control voltage of the adjustable delay as described 
previously. A reference voltage bus can be built just like power and ground busses. 
These analog voltage bus consists of several analog lines which has different voltage 
value in each line. Then the control voltage input can connect to this reference 
voltage bus through analog switches and multipliers. And the switches and 
multipliers are controlled by digital logic circuits. Apart from this approach, a local 
digital controlled reference voltage generator can be used. However, both methods 
are too complicated and require large amount of silicon area. 
Select 
In ( ^ ( 1^ 
)Asym Etelay ————)Asym Delay ^ 
^ ) 2tolMux > 
\ 
y 
Fig. 2-24 Delay selection in Micropipeline for 4-phase handshaking system 
Another much more simple method is to use two or more fixed value delay 
elements with multiplexers as shown in Fig. 2-24. It is the Delay selection circuitry 
for 4-phase system. When a short delay value is required, the multiplexer will select 
a shorter delay path. The asymmetric delay elements can also be used in 4-phase 
handshaking system, so that they can be discharged back to zero in very short time. 
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Fig. 2-25 (a) is first design for 2-phase handshaking system, which consists of 
one more mulitiplexer and use symmetrical delay element. Because both transitions 
"high" to "low" and "low" to "high" are used. If the first transition change from 
"low" to "high" and the short delay path is selected, and in next period, a long delay 
path is selected, the second stage delay's output should be initially "high" and then 
change to "low". So one more multiplexer is added before the second stage delay 
and operates at the same time with the first stage delay during short delay path is 
selected. Moreover, the delay time of these two delay elements have to be the same. 
Fig. 2-25 (b) shows a much more simple circuit which has the same function of the 
first design. Also it can be used in 4-phase handshaking system. 
Select ^ ^ 
\ 
7 ( \ 
In ( 2 tol Mux ^ Delay > 




> ( V Out 
In / V 2 tol Mux ^ Delay ^ 
^ Delay ^ A ) 
\ / 
(b) 
Fig. 2-25 Delay selection in Micropipeline for 2-phase handshaking system 
(a) first design (b) simplified 
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With the asymmetrical delay element and delay-selection techniques, 
micropipeline can be further improved and speed up by just adding a limited 
hardware overhead. In fact this additional circuit (only one MUX) will not introduce 
any timing penalty to the system because its delay also acts as a part of total delay by 
reducing the delay value in delay element. This variable cycle time self-timed 
system can speed up the operation of the whole system, especially in feedback 
system, such as some recursive operations that requires many iterations. So this self-
timed method has been finally used in my ICT processor design. 
2.5 Comparison between DCVSL and Micropipeline 
This chapter discussed two established design methods for Self-timed 
systems - DCVSL structure and Micropipeline. By just considering their operation 
and hardware complexity, micropipeline is more appropriate to implement large 
scale digital systems because of its higher operating speed and less area overhead in 
both the control and data path. 
Since DCVSL requires precharge in each cycle, only 4-phase handshake 
protocol can be adopted. The precharge period is useless for computation. Even 
assuming its evaluation speed is the same as standard CMOS logic circuit, the 
recharging operation makes its totally cycle much longer, and the precharge time is 
normally close to the evaluation time. As a result, the overall cycle time is nearly 
doubled compared with CMOS logic. Moreover, the additional NAND gate in each 
DCVSL circuit (which is used to extract complete signal) further degrades its speed. 
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In general, micropipeline is more suitable for long word-length computation 
process and highly regular pipeline structure, since the complexity of the DCVSL 
system is proportional to its word-length. Firstly, DCVSL is dual-rail system and the 
data lines are doubled. Secondly, as the word-length increases, the number of 
internal complete signal increases. This further makes the whole system more 
complicated. The case of micropipeline is totally different, no matter how long the 
word-length is, the hardware of handshake control per self-timed stage is fixed. And 
there is no additional circuit required in its data-path. So the overhead percentage of 
micropipeline will be reduced as the word-length of the system increases. In 
addition, by just comparing the circuit structure of DCVSL and standard CMOS 
logic circuit, DCVSL is more complicated. The difference is more clear when they 
are used to implement some very simple logic function such as NOT, few inputs 
NAND or NOR fonctions. 
The DCVSL system can be simplified by using the dual-rail logic (DCVSL) 
only in the maximum-delay path, while the rest using single-rail logic circuit 
(standard CMOS) to minimize the overall area in the data path. However, the 
operating speed of the whole system remains unchanged because of the time wasting 
in precharge periods, thus there is no delay reduction in the worst-delay path. 
On the other hand, micropipeline also has disadvantages. Micropipeline 
system is actually a locally clocked system, more design effort is needed for 
determining the worst case delay in each self-timed block. While the DCVSL 
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structure is truly asynchronous and reduces a lot of simulation work. It is very 
convenient in small and non-regular structure pipeline system. Some solutions of 
improving those basic self-timed structures are introduced. Finally, the use of 2-
phase handshake protocol, variable delay, asymmetrical delay and current sensing 
complete detection technique in the micropipeline designs shows that self-timed 
logic is attractive in implementing iterative and recursive systems. Testing results 
from self-timed matrix multiplier designs in next chapter will further prove that 
Micropipeline is better than DCVSL in term of speed and silicon area. 
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ChapterThree 
3. Self-timed Multipliers 
3.1 Introduction 
After two self-timed design methodologies have been studied, some 
application circuits and test chips are going to be demonstrated. Beside of 
investigating the self-timed handshake control protocol and system architecture, 
many self-timed application circuits and test chips had been designed for verification 
and comparison during the past two years of my research life. For example, DCVSL 
and Micropipeline parallel adders and multipliers. In this chapter, only two 
representative circuits, "bit-serial matrix multiplier" and "Booth's multiplier" will be 
discussed, because only these two application circuits and the final version of ICT 
processor had been implemented and fabricated in CMOS VLSI chips, while the 
other circuits were only verified in simulation level. 
The objective of designing these application circuits is to compare the 
performances of different DCVSL and micropipeline structures with different 
handshake control protocol. I first started with a very simple design, "bit-serial 
matrix multiplier", which is actually developed by another research student, Eva 
Pang. She had designed a self-timed bit-serial matrix multiplier and implemented in a 
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CMOS test chip. I followed her work and modified the circuits with the new 
handshaking control protocol and new circuit structure. The improved circuits have 
been implemented in the second test chip, which isjointly developed by Eva and me. 
After summarized the experience and testing results of these test chips, I 
concentrated my research area on micropipeline system and current-sensing 
technique. So the third test chip only composed of "Booth's multiplier" based on 
micropipeline structure with three different handshaking control protocols and two 
current-sensing self-timed accumulator. Unfortunately, because of some layout 
mistake, this test chip cannot work properly. But some conclusions made in previous 
chapter on micropipeline handshaking system can still be proved by simulation 
results. 
In this chapter, the example circuits and three test chips mentioned above will 
be discussed. Firstly, Eva's matrix multiplier, her test chip and testing results will be 
reviewed. Followed is design and testing results summary of our jointly designed 
second test chip. Finally the design and implementation of the micropipeline 
Booth's Multipliers with three different handshake control techniques will be 
discussed. 
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3.2 Design Example 1 : Bit-serial matrix multiplier 
The first design example is a bit-serial matrix multiplier designed by Eva 
Pang [22]. It performs the function of one-bit [1x8] x [8x1] matrix multiplication. 
This circuit is quit simple in hardware and operates in recursive mode. A test chip 
was fabricated consisting of two multipliers based on DCVSL and micropipeline 
system. Both of the multipliers use 4-phase handshake control signaling. 
Fig. 3-1 shows the block diagram of the matrix multiplier. First stage of the 
multiplier is a logic block with AND function which performs 1-bit multiplication. 
Second stage is a 4-bit Accumulator which sums up eight partial products. There is a 
4-bit Counter which operates concurrently with the AND block and Accumulator 
block, and it is used to count the number of partial multiplication or accumulations. 
Inputs 
^ AND \ Accumulator ^ 
n — ~^ 
Outputs 
\ Counter ^ 
/ / 
Fig. 3-1 Block diagram of the Bit-serial matrix multiplier 
The operation of one complete multiplication requires 8 cycles ( 8 AND and 
Feedback accumulation operation). Eight 1-bit multiplicand and multiplier shift in 
the circuit serially and they are controlled by handshake signals. For example, when 
the AND stage finishes its operation, it acknowledges input stage for the next data. 
After 8 cycles of AND and accumulate operations, a complete signal is generated. 
page 1-3 
An ICT Image Processing Chip Based on Fast Computation Algorithm and Self-timed Circuit Technique 
Chapter 3 Self-timed Multiplier 
3.2.1 DCVSL design 
For the multiplier with DCVSL structure, all logic gates and latches in the 
data path are DCVSL gates. Two different handshaking control protocols are used in 
the control path. The one used in the AND block is the basic 4-phase HC protocol 
(parallelism degree of 2) as described in chapter 2 while the other one is specially 
designed for handling Feedback path control signals [2,3] in the Accumulator and 
Counter circuits. The corresponding Signal Transition Graph is shown in Fig. 3-2 and 
its parallelism degree is also 2. Circuit diagram ofEva's DCVSL matrix multiplier is 
shown in Appendix - A2. 
• • • + j + • + 1 + • • « _ 1 ^ 1 ^ rdy ^ 1 ^ rdy ,^ i .rdy 
F F Q Q B B 
rdy" 4——i “ ^ rdy+ ^ i+ ^ rdy' ^ i ' ^ i + 
Q Q B B F F 
Fig. 3-2 STG of Feedback path handshaking control protocol 
3.2.2 Micropipeline design 
In the micropipeline multiplier, all logic gates in the data path are standard 
CMOS logic gates (ES2 Standard Cells). While C-element, CP-Latch and Delay 
element are custom designs. The circuit structure is the 4-phase handshake control 
protocol with CP-Latch and delay element which is the same as the one described in 
section 2.4 (Eva's micropipeline). The minimum delay element values used are 7ns 
and 10ns for the AND block and the Accumulator/Counter block respectively, and 
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these values can be further increased by users (globally adjust only). 
3.2.3 The first test chip 
The test chip was fabricated in European Silicon Structure (ES2) 1.2^m 
CMOS process. It contains two bit-serial matrix multipliers designed with methods 
described in the previous section. Fig. 3-3 is the layout view of the first test chip. 
Besides two multipliers described previously, it includes some DCVSL logic gates 
for performance measurement. 
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Fig. 3-3 Layout of the Eva Pang's first test chip 
Area Latency Throughput 
DCVSL ‘ 0.36mm — 50ns 2.3MHz 
Micropipeline 0.12mm 40ns 3.2MHz 
Table 3-1 Comparison of DCVSL and Micropipeline multiplier 
in the first test chip 
These two Self-timed multipliers were tested and Table 3-1 summarizes the 
measured testing result which is averaged from measurements of five chips. 
Micropipeline structure is found to be much faster than DCVSL circuit. This agrees 
closely to SPICE, Verilog simulation results and our previous prediction. The latency 
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time (Time delay from first request signal to the first interim partial product output) 
of DCVSL circuit is 20% longer. This indicates that the actual data processing time 
required is longer. On the other hand, lower throughout rate (Averaged output data 
rate) of the DCVSL multiplier reflects that the efficiency of handshake signaling is 
poor, since the handshake control protocol has a parallelism degree of 2 only. In 
addition, time may be wasted in precharge periods. 
Although results show that Micropipeline is faster than that of DCVSL 
circuit, it is too slow compared with its synchronous counterpart. In the 4-phase 
micropipeline, computation block operates at the time between the positive transition 
of ro(present stage) and ri(next stage), which is defined by the value of delay element 
(worst-case delay of the block). Unfortunately, in 4-phase signaling, both ro and ri 
have to return to zero before the next cycle. That means time is also wasted from the 
negative transition of ro ^>resent stage) to ri (next stage). Moreover, as mentioned 
before, it should have two C-elements in each stage of handshake control circuit in 
order to achieve higher degree of parallelism, but this may also add extra delay in the 
control and data path. Besides, the delay imposed on each block is much longer than 
the actual delay, so the system tKroughput is not optimized. That means the 
minimum delay of each delay element is longer than the actual delay of the 
computation circuit. 
Since the interconnects in DCVSL structure are twice the amount required in 
an equivalent single-rail circuit and area overhead of the complete signal extraction 
circuitry is also very large. The area of the DCVSL multiplier is 100% larger than 
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that of the micropipeline. As the number of I/O increases, more hardware are 
required to determine the complete signal in DCVSL system, thus micropipeline is 
more suitable for long word-length computation and regular structure pipeline. 
3.2.4 Second test chip 
The second test chip as shown in Fig. 3-4 was jointly designed by Eva and 
me, and it was fabricated with the same technology. This chip consists of my own 
improved design of matrix multipliers for comparison with Eva's design. They are 
functionally the same as previous circuits. The chip also has a large number of 
DCVSL gates designed by Eva for testing and characterization. 
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Fig. 3-4 Layout of the second test chip 
From the findings of the first test chip, I had made some improvements on the 
matrix multipliers. For the new DCVSL multiplier, I found that the handshake 
control protocol with parallelism degree of 3 can handle feedback system very well 
without additional circuitry. The circuit is very simple which is just replacing all 
HCC in previous design (i.e. HCC with parallelism degree of 2 and the special 
feedback HCC) by the HCC with parallelism degree of 3. This not only greatly 
page 3-7 
An ICT Image Processing Chip Based on Fast Computation Algorithm and Self-timed Circuit Technique 
Chapter 3 Self-timed Multiplier 
simplify the design process for DCVSL with feedback path, but also reduce the 
hardware overhead. In addition, as its parallelism degree is 3, the operational speed 
should be much faster. The circuit diagram of this improved DCVSL multiplier is 
shown in Appendix A-3. 
For the new micropipeline, 2-phase handshaking system with D flip-flop 
approach as described in section 2.4.2 is used instead of 4-phase system. So, the 
time in "retum to zero" period of "request" and "acknowledge" signals also allows 
active optimization. This 2-phase structure also can handle feedback path by its 
basic handshake signals naturally without additional hardware and modification. 
Moreover, the minimum delay value of delay elements were reduced to 5ns and 7ns 
for the AND block and the Accumulator/Counter block respectively. The circuit 
diagram of this improved micropipeline multiplier is shown in Appendix A-4. 
Table 3-2 shows the testing results of the two improved circuits in the second 
test chip. As expected, the throughput and latency for both DCVSL and 
micropipeline are much better than previous designs. Micropipeline circuit with 2-
phase handshaking system is almost four times faster than DCVSL one. 
Area Latency Throughput 
DCVSL 0.31 mm 40ns 3.35Hz _ 
Micropipeline 0.16 mm 20ns 12.3MHz 
Table 3-2 Comparison of DCVSL and Micropipeline multipliers 
in the second test chip 
Although the micropipeline circuit is much faster than that using DCVSL 
structure, micropipeline circuits in above example perform worst case delay in each 
of the self-timed block which limits the performance of this kind of self-timed 
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system. The techniques used to improve this weakness for micropipeline as discussed 
in chapter 2 have been applied to another circuit "Booth's multiplier’ and they will 
be described in next section. 
3.3 Design Example 2 - Modified Booth's Multiplier 
The proposed improvements for micropipeline system discussed in section 
2.4.2 were applied to the design of the parallel multiplier with Modified Booth's 
algorithm. The theory of Modified Booth's algorithm will be described first. This 
multiplier is used for design verification because the advantage of the newly 
developed micropipeline structure can be demonstrated very well. 
In the modified Booth's algorithm, an encoding technique is used to reduce 
the number of partial products by half, i.e. n-bit multiplier generates n!2 partial 
products. Each multiplier is divided into sub-strings of 3-bits, with adjacent groups 
sharing a common bit. Table 3-3 is the decoding table of the eight permutations of 
the 3 multiplier bits. [24] Partial product equals to (Y) multiplied by a scaling factor 
(F), and the final product equals to the sum of four partial products. The scaling 
factor of the first, second, third and forth operation are 1, 4, 16 and 64 respectively. 
page 3-9 
An ICT Image Processing Chip Based on Fast Computation Algorithm and Self-timed Circuit Technique 
Chapter 3 Self-timed Multiplier 
Bit pattern (B„) Operation (Y„) 
000 add zero + 0 
001 add multiplicand + A 
010 add multiplicand + A 
011 add twice the multiplicand + 2A 
100 subtract twice the multiplicand - 2A 
101 subtract the multiplicand - A 
110 subtract the multiplicand - A 
111 subtract zero - 0 
Table 3-3 Decoding table of 3 multiplier bits 
n=4 
P A X B = X F „ X Yn where: F) = l,Fi = 4,Fs = l6,F4 = 64 
n=l 
If B = ^)7,¾,¾,¾,¾,¾,^ ?!,¾, 
Bi = bi,bo,0 B2=b”b2 bi ^3 = ¾,¾,¾ B^ = b^,b^,b^ 
3.3.1 Circuit Design 
For an 8-bit multiplier, input data is divided into 4 overlapping 3-bit groups. 
The final result can be obtained after 4 cycles of operation or computation. Each 
group of the 3-bit data is decoded in order to generate some signals to control the 
shift-register and full-adder circuits to perform the operations such as shift, addition 
or subtraction. Multiplication of the scaling factor can simply be achieved by 
shifting the multiplicand by two bits after each cycle. Since no addition or 
subtraction is required if the bit pattem is either 000 or 111, the computation time of 
accumulation is zero and only shift operation is required. Fig. 3-5 shows the block 
diagram of 8x8 Modified Booth's multiplier and the circuit diagram is in appendix B-
2. 
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8-bitMultiplier 8-bitMultiplicand ao ri 
(~^~~^. ^ ^ 
Load/Shift register Load/Shift register 
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, . <> , 
f ?ooth,s ] f Shift-register ]J | 
\ / 1^  decoder j J ^ l ^ y Handshake 
y / 1 4> " ^ Controller 
16-bit Carry Look-ahead Adder < 1 
^ ~ i ^ 
V 
16-bit Data out ao ri 
Fig. 3-5 Block diagram ofthe 8x8 vector multiplier with Modified Booth's 
Algorithm 
When two 8-bit input data and an external request signal is received, the 
central handshake control circuit generates a series of pulses (internal request signals) 
to start calculation. The Booth decoder determines the types of operation needed to 
carry out and then selects the appropriate delay value for the third pipeline stage. If 
"add/subtract zero" operation is required, a delay element with shorter delay value 
will be selected, otherwise a larger value of delay path will be selected. Thus, the 
throughput ofthe system depends on data patterns and it is possible to obtain higher 
speed than that using fixed delay approach or synchronous method. The use of delay 
selection method in micropipeline self-timed system described before enables the 
circuit to increase the average calculation speed. 
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3.3.2 Simulation result 
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Fig. 3-6 Simulation result ofSelf-timed Booth's multiplier 
Fig. 3-6 is the timing simulation result of a 0.7^im CMOS self-timed 8x8 
Booth's multiplier with 2-phase handshake from Verilog simulator. This timing 
diagram shows the handshake signals, input and output data in two multiplications. 
"T2" and "T1" are internal request signals for the second stage and the third stage 
respectively. Since one of the operations is "add zero" in the second multiplication 
and a smaller delay value in the handshake control circuit is selected, the total 
multiplication time of the second multiplication is less than that of the first 
multiplication by about lOns. Also there is no request signal "T1" sent to the final 
pipeline stage if no addition or subtraction operation is required. As a result, the 16-
bit output register and the 16-bit full-adder will not be toggled, and the average 
power consumption may be reduced. 
Three Booth's multipliers are designed and all of them use the delay selection 
technique. The first circuit is a conventional 4-phase system, the second one is a 4-
phase system with asymmetrical delay elements and the final one is a 2-phase 
system. Table 3-4 summarizes the simulation results of these multipliers obtained 
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from Verilog-XL® simulation. They were simulated using "typical" case 
parameters provided by ES2. 
Mode of Handshake Control Protocol 
Operation * 4-phase 4-phase (w A.D.) 2-phase 
4 152.8 ns 126.2 ns 86.1 ns 
3 130.5 ns 116.2 ns 75.5 ns 
2 112.6 ns 106.1ns 65.2 ns 
1 99.2 ns 96.1ns 55.0 ns 
0 88.8 ns 86.0 ns 44.4 ns 
* mode ofoperation = number of cycles of long delay selected 
Table 3-4 Simulation results of multiplication time in different operation mode 
and handshake control protocol 
Simulation results show that the 2-phase micropipeline system can operate at 
about 45% faster than the 4-phase system (with or without using asymmetrical delay 
element) in any modes of operation. But the speed of the 4-phase (with asymmetrical 
delay) is improved over the symmetrical delay 4-phase only by 17% in mode 4 
operation. 
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3.3.3 The third test chip 
The third test chip as shown in Fig. 3-7 was designed and fabricated in ES2 
CMOS 0.7^m process. This test chip contains five micropipeline circuits with some 
improvements described in the previous sections. Three of them are 8-bit parallel 
multipliers with Modified Booth's algorithm as described previously, while the rest 
are the 16-bit accumulators using current-sensing completion detection technique. 
The current-sensing completion technique will be discussed in next chapter. 
M M # i # # H # M 
^^^ ^^^ fr^^ §^t^j|^... TTOf • 'Fftmj ‘”/nnnM' • |n|fln . 'fMnm "• fflftAw- • -^n3•• • BSBS1. . BflR • -P^^^^^^^S 
^ ^ s 3 ^ ^ B ^ ^ ^ ^ ^ ^ ^ E 
•^MjttiB^BBBPl^^l ^P 
3 ^ n B B E 
_ • flBs 
3 i i : . : 1^^^^ i':...|^ ^T i^: - ^ y 
MH^VT -jy? Ill _LL_P^  _ ^ ^ 
ffWM^BX M^BnHBJ - w. ffl^ffi^f^^W^l^^Pi^^^^H ^i|{i|jf|i|^ |j^  
^ ^ ^ ^ ^ ^ H t # r ^ B 
Fig. 3-7 Layout ofthe third test chip 
Unfortunately, this chip failed to work after fabricated. The chip draws very 
large currentjust like short circuited between power and ground. After careful tracing 
the layout, one routing error was found in the layout. The power and ground signals 
in the current-sensing test circuit block had been routed wrongly during the Auto-
Place and Route process. This chip is a semi-custom design, which is a mixture of 
standard cells and full-custom cells. The fiill-custom cells still cannot support LVS 
testing at that moment because of time limitation, so LVS verification cannot be 
performed. After this lesson, all the full-custom cells are modified to support LVS 
test. 
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Chapter Four 
4. Current-Sensing Completion Detection 
4.1 Introduction 
Chapters 2 and 3 discussed the design methodologies and applications circuits 
of dual-rail logic (DCVSL) and single-rail (Micropipeline) self-timed structures, 
which are being commonly used now. Micropipeline is simple but delay estimation 
is required and uses bounded delay approach; Dual-rail logic uses unbounded delay 
approach but it is too slow and complicated in hardware. Another Self-timed logic 
structure that using current-sensing technique to detect completion of operation is a 
single-rail unbounded delay system, which is proposed by M.E. Dean et al[25]. 
This Current-Sensing Completion Detection (CSCD) technique is based on 
unbounded delay approach. In DCVSL method, completion of operation in a logic 
block is determined by extracting encoding dual-rail signals. But in CSCD 
technique, completion detection is done by monitoring the switching current of the 
CMOS logic block. So, the self-timed is similar to that of conventional 
micropipeline except the complete signal is generated by a current comparator 
instead of a delay element. So The hardware overhead is slightly more than 
Micropipeline but has the advantage of DCVSL which can achieve average-case 
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performance. 
However, there are many difficulties in designing CSCD circuits, the 
objectives of investigating the CSCD technique in my research is to gain design 
experience in this technique and verify the performance of CSCD by the design and 
testing of a CSCD test chip. In this chapter, the basic structure and theory of the 
CMOS current-sensor is described. Followed is the implementation of self-timed 
micropipeline with CSCD technique. Finally, the design and testing results of the 
second CSCD test chip are discussed. 
4.2 Current-sensor 
The static current of a standard CMOS circuit is near zero. So we can 
determine whether a CMOS circuit is operating or not by monitoring its supply 
current. To detect the switching current of the CMOS logic circuit, we can use a 
current comparator as a current sensor. A simple current comparator which consists 
of a current mirror and a constant current source will be described in this section. 
4.2.1 Constant current source 
A constant current source can be very simple that just consists of one 
transistor. The output current or its drain to source current is expressed by the 
following equations: 
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jLl'S'W 
Ids = ~ “ (Vgs Vth) • Vds in linear region 
lox:L 
JU'6'W 2 
Ids{sat) = ~ ^ ( ^ g s — ^th) in saturation region 
l o x ' L 
From the above equations, the drain to source current can be varied by 
controlling the gate to source voltage and W/L ratio of the transistor. A constant 
current source thus formed when a fixed-value of reference voltage is applied 
between gate and source. The accuracy of constant current source depends not only 
on the actual dimension of the transistor but also the reference voltage. 
However, the shape of a transistor is not exactly the same as what we 
expected in practical IC fabrication, which is called Edge effect of transistor. Other 
effects such as Channel Length Modulation, variation in threshold voltage and 
current caused by Random oxide thickness variation and Random surface-charge 
effects, etc.,[26] also affect the accuracy of the drain-source current. All of those 
effects are not significant in binary synchronous digital system. Since they will only 
affect the speed of the system instead of its functionality. However, the result of the 
presence of those variations or effects is a very large change in current. 
The reference voltage of the constant current source can be generated by P-
MOS and N-MOS transistors connected in series as shown Fig. 4-1, which is a part 
of current comparator. This reference voltage can be adjusted by the aspect ratio of 
both transistors and they act as two resistors in series. It is equivalent to a potential 
divider and produces a reference voltage for the P-MOSFET to form constant current 
source. 
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Fig. 4-1 Circuit diagram of a basic current comparator 
This structure of constant current source is very simple but it is very sensitive 
to the variation in device parameters. A percentage difference with over 80% is 
found when simulating this circuit with the skew parameters (fast and slow case) 
provided by fabrication company, ES2. This is one of the difficulties in designing 
CSCD circuits. 
4.2.2 Current mirror 
Current mirror is used to obtain multiple current outputs, with each output 
equal or proportional to input current. A simple type of current mirror circuit is 
shown Fig. 4-1 which is a part of current comparator. If the W/L ratio of two N-
MOSFETs are identical, the current transfer ratio equals 1. Other ratios can be 
realized by adjusting the transistors' W/L ratio. Thus it can provide a fan-out larger 
than 1 and to realize gain or attenuation. It is a very effective way to produce an 
attenuated current output for comparison. 
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4.2.3 Current comparator 
A current comparator is a threshold circuit or current to voltage converter, 
that means the comparator output is a binary voltage signal and its input is an analog 
current input. And this output voltage depends on whether the current input is larger 
or smaller than its threshold current. Fig. 4-1 already shows the circuit diagram o fa 
simple current comparator circuit, which consists of a N-MOS current mirror and a 
P-MOS constant current source. The output voltage is determined by the difference 
between the current of constant current source and current mirror. 
The threshold value can be defined by the current output of constant current 
source. Ifthe currents from current mirror and constant current source are the same, 
output voltage equals to half of supply voltage. If the current strength of constant 
current is larger than current mirror's output, output node will be pulled up and goes 
to "High", otherwise, the output node will be pulled down and goes to "Low". 
The current comparator design is really a very difficult task, especially in 
determining the strength of constant current or threshold current. Theoretically, the 
threshold value is just only a little bit more than zero. This is true, but if the 
threshold value is too small noise margin is also very small and it will be sensitive to 
noise. Moreover, if the threshold is small, the strength of constant current source 
should be small. This will slow down the charge-up time of the comparator's output 
node. As a result, if the CMOS logic finished its processing, the comparator's output 
will go back to "High" state very slow. So the threshold value should be slightly 
increased to obtain a reasonable charging time. And the final threshold value are 
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found first estimation from the CMOS logic block size (or maximum switching 
current) and then optimized by trial and error based on simulations. Sometimes, this 
value may be larger than minimum switching current (i.e. switching current of a 
single inverter). 
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Fig. 4-2 Simulation result of the switching current and operation of a basic 
current comparator 
Fig. 4-2 shows the SPICE simulation result of such circuit with ES2 CMOS 
1.2 ^m process parameters. It simulates the switching of an inverter chain. "In", 
"Out" and Cout are data input, data output and inverted current comparator output 
respectively. "Current" is the total switching current of the inverter chain. It shows 
the current increases when there is a change in input signal, and the current 
comparator output switches to low. After output data pass through the buffer, the 
data convert back to full swing voltage, i.e. 5v and OV. In this case, the computation 
time of the CMOS inverter chain is quite large and the maximum switching current is 
also reasonable. So delay of"ready" signal very small with about 1.3ns. 
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However, most logic circuits are not just simply a serial gate chain. Lets 
consider a more complicated circuit with many parallel branches. If the threshold 
value is small to satisfy the minimum switching current, the charge up time of output 
node will be too long, thus the ready signal delay will be very large. 
If the threshold value is increased to a value larger than minimum switching 
current, the complete signal delay will be shorter. However, discharging time will be 
increased. If this discharging time delay is longer than the processing time the 
CMOS logic block or if there is only a few gate switching in a large logic block, no 
complete signal will be generated. As a result, the system will be stuck or go 
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Fig. 4-3 Circuit diagram Improved current comparator 
Fig. 4-3 is the circuit diagram of an improved current comparator circuit for 
4-phase handshake micropipeline system and Fig. 4-4 its simulation result. In this 
circuit, request signal from previous stage passes through a minimum delay element 
and produces a signal "ri" to the comparator. Initially, “ri” is “Low and node X is 
discharged to “Low . Once request signal is accepted and CMOS logic block starts 
processing. After the minimum delay time (5ns in this case), comparator is enabled. 
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Node X keeps in "Low" until processing completed. This ensures the complete 
signal changes from "Low" to "High" no matter how small the processing time or 
current is. Ifnext stage self-timed block accepts the data and retums an acknowledge 
signal, "ri" will go "Low". The parallel N-MOS transistor is used to speed up the 
discharge time at node X, so that the comparator can start next operation 
immediately. 
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Fig. 4-4 Simulation result of improved current comparator 
Since there must be a voltage drop in the current mirror, the noise immunity 
of the CMOS logic block will be reduced, an output buffer should be added to the 
data output to correct the voltage swing. But in most cases the data output is 
connected to output register, no additional buffer is required. Besides, the W/L ratio 
of input transistor in current mirror should be large enough to source the total 
switching current produced by the CMOS logic block. And the transfer ratio of the 
current mirror should be much smaller than 1 to attenuate the current for comparison 
if the total switching current is too large. Similarly if there is only a few gate 
switching, this will produce a very small output current or may be smaller than 
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threshold value, and the addition of a minimum delay element will also solve the 
problem. 
In Addition, reduced voltage swing inside the CMOS logic block will slow 
down the operating speed of the CMOS circuits. The solution to this problem is to 
increase the voltage supply of the CMOS logic block by providing a separated supply 
buses for all CMOS logic block which are monitored by current comparator. 
4.3 Self-timed logic using CSCD 
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Fig. 4-5 Block diagram ofSelf-timed logic using CSCD 
A self-timed system with CSCD is shown in Fig. 4-5. When a request signal 
“ri” is accepted and the input register stored the input data. Then the CMOS logic 
circuit starts processing and the current comparator monitors the switching current of 
that CMOS logic block and indicates whether the operation is finished. When the 
CMOS logic block is in steady state, there is no switching current and the comparator 
gives a complete signal. The CSCD circuit can be used in the micropipeline system 
with either 4-phase or 2-phase handshake control protocol. This is a relatively 
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simple method of determining unbounded delay with single-rail logic circuit. An 
asymmetric delay element is used because request signal has to retum to zero in each 
cycle. And this can minimize the waste of time during return to zero period. 
4.4 CSCD test chips and testing results 
To further investigate the performance of CSCD circuit, a self-timed test chip 
was designed and fabricated. This chip consists of three independent self-timed 
CSCD circuits. Two of those are CMOS logic gates chains (with 40 OR gates in 
each circuit). They are used to test the characteristics of current comparator and its 
performance in different switching current level. Another circuit is a self-timed 16-
bit accumulators using the CSCD technique, which is a 16-bit carry-look-ahead adder 
with feedback path. Fig. 4-6 shows the layout view of the test chip. The circuit 
diagrams of the current-sensing test chip can be found in appendix C. 
This test chip was initially designed and expected to fabricated in ES2 1.2^m 
CMOS process. However, because ES2 could not find enough projects for 1.2^m 
RUN, so this chip was finally fabricated in l.O^m process with all the layout remain 
unchanged except for the size of via and contract. As the parameters of 1.2 and 1.0 
process are different and current sensor is very sensitive to the variation in 
parameters, so a relative large difference between simulation and testing results is 
expected. 
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Fig. 4-6 Layout ofthe second CSCD test chip 
4.4.1 Test result 
All three testing block of the test chip has different current comparator style 
(different reference voltage and W/L ratio) and substrate biasing method. And only 
one of them in the chip in this test chip works (the one as described in section 4.2.3) 
which is the logic gate chain test block. The reason of failure may be due to 
improper reference voltage for the current comparator, as the circuit was originally 
optimized for 1.2 i^m technology. 
Fig. 4-7 is the analog output voltage of the current comparator (upper) and its 
buffered digital output (lower). The analog output is node X as described in section 
4.2.3. As the data input starts to change, the switching current increases and the 
voltage of node X starts to change from low to high. It will be kept steady (high) 
when the switching current decreases to zero. The test result showed the current 
comparator circuit basically works. When comparing the testing result with the 
simulation result as shown in Fig. 4-4, the transient response is found to be correct 
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but the time delay of the current comparator is much larger in practical case. Table 
4-1 summarized the measured result and compared with simulation result. 
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Simulation result Measured result 
Delay from data input to 18.3ns 19.8ns(averaged) 
output 
Delay from data output 11 ns 29.3ns(averaged) 
(steady) to completion 
signal 
Table 4-1 Comparison between simulation and measured result 
The delay of the CMOS functional block is very close to the simulation result 
as it is only a 40 standard CMOS OR gate chain. However, the delay of the 
comparator is almost three times longer than expected. This may be caused by the 
following reasons: 
1. Improper reference voltage - the resultant reference current may be too large so 
that the rise time of output voltage of comparator is very long. 
2. The output (node X) was connected to an analog pad for measurement, so that the 
capacitance ofthe node is very large, thus rise and fall time is extremely large. 
3. Noise may introduce undesired current in addition to normal switching current. 
4. Stability of power voltage may also affects the accuracy of the reference voltage 
since this comparator circuit is too simple and very sensitive to the fluctuation of 
supply voltage. This may be improved by using cascode current mirror 
configuration and bandgap reference voltage generation technique. 
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Chapter Five 
5. Self-timed ICT processor architecture 
5.1 Introduction 
Calculation of Integer Cosine Transform requires a processor with very high 
computation power. There are many approaches to implement the ICT algorithm, 
such as using a general purpose DSP microprocessor, dedicated ASIC or SISCs. 
Also they will be analyzed to find out which one is the most suitable for 
asynchronous implementation. In this chapter, different design approaches will be 
considered and compared, then the most cost-effective structure will be pointed out. 
The advantage of using asynchronous technique to implement ICT processor 
is that its calculation time may be shorter than a synchronous design, because its 
computation time of each clock period in each self-timed block is different. And the 
computation time depends on different operations. We can select or vary the values 
of delay element according to different conditions or input data patterns. In our ICT 
circuit, some instructions require only one addition and some require multiplication 
with Accumulation (MAC), so we can apply the delay value selection method to 
reduce the overall computation time. However, for synchronous system, the time 
required for each operation is fixed. Also, this chip is used to demonstrate the idea of 
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delay selection mechanism and the performance of the micropipeline system with 2-
phase handshake control. 
In previous chapters, the theory and advantages of Integer Cosine Transform 
(ICT) and Self-timed design methodologies have been discussed. We had concluded 
that micropipeline structure, with 2-phase handshake control protocol with delay 
selection technique is the most efficient structure for implementing self-timed system 
with feedback path and long data word-length. Thus our ICT processor will be 
designed based on this structure. 
The objective of this chapter is to discuss various kinds of processor 
architecture, to find out which one is the most suitable for implementing ICT fast 
algorithm and to demonstrate the advantages of self-timed system. The criteria and 
consideration factors of selection include: cost, complexity, performance, difficulty 
in asynchronous implementation, controllability and ability in upgrading. 
In this chapter, various kinds of processor architecture will be discussed and 
analyzed based on their hardware complexity, speed, and suitability of adopting self-
timed techniques, starting from the basic general purpose DSP to complicated 
dedicated ASIC structure. The implementation and testing results of the 1-D ICT 
processor will be described in next chapter. 
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5.2 Comparison of different architectures 
Many DCT processors have been designed in the past, most of them are 
conventional synchronous processors. Some of them were designed based on general 
purpose DSP architecture and some were dedicated ASIC. Some synchronous ICT 
chip sets based on general purpose DSP architecture had been developed by a 
research student a few years before. I had actually designed three versions of self-
timed ICT processor. The first version micropipeline circuit can calculate both 
forward and inverse 2-D transformation but it is not using fast algorithm. The 
purpose of this design is just to gain practical experience in simple straight forward 
micropipeline design and area estimation. The second version is a completely 
different design. It is also a micropipeline design and have feedback data paths, but 
can only perform forward transform. The final version is similar to the second 
version except that it can perform both forward and inverse transform. Next section 
will discuss the differences between them and point out the reason of using the final 
design. 
Digital Signal Processors (DSP) have traditionally been optimized to compute 
Convolution (sum of products), Recursive filtering and Fast Transform (butterfly) 
operations that typically characterize most signal processing algorithms. DSP can be 
either Programmable or of a Dedicated nature. Programmable DSP allow flexibility 
of implementation of a variety of algorithms that can use the same computational 
kernel, while dedicated DSP are hardwired to a specific algorithm. Dedicated 
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processors often are faster than, or dissipate less power than general purpose 
programmable processors[l]. 
Most synchronous and asynchronous processors have register-register based 
data path structure, operands are fetched from the registers by the functional units, 
and then the results are written back to the register files. Operands fetched from the 
memory are directly fed into the register files before being used by the functional 
units. Two common register-register based data paths are: 
1. Multiplexer-oriented data path, where multiplexers route the results between 
functional units and the register or storage elements, and in between the registers 
and the inputs to the functional units. 
2. Bus-oriented data path, where results are written into buses and operands fetched 
via buses in between the registers and the functional units. 
Bus-oriented data path structure is simple in hardware, as the registers can 
share the common buses. However, it is rather difficult to adopt self-timed technique 
because controlling the buses asynchronously is very complicated and requires more 
control hardware. On the other hand, Multiplexer-oriented data path structure is 
easier to be controlled asynchronously and has less control overhead in terms of time 
and hardware. But it is not as flexible as former structure and consume more area for 
interconnections in data. 
In the following sections the implementation and design issues of different 
processor styles will be discussed and compared. Silicon area is estimated based on 
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the amount of hardware such as multiplier, adder and register. While the data rate is 
estimated by calculating the number of clock cycles to complete the whole 1-D 
transform operation. The estimation of area and speed are based on the following 
assumptions : 
• 16-bit full adder = 1 unit area 
• Integer multiplier (16bit x 3bit) = 2 unit area 
• Each pipeline delay (multiplier) = 20 ns 
• Each pipeline delay (rest of the functional unit) = 10 ns 
• All delay caused by handshake control signals are neglected. 
5.2.1 General purpose Digital Signal Processor 
Fig. 5-1 is the block diagram of a typical general purpose programmable 
DSP. It has a bus-oriented data path structure where registers, data memory and 10 
share the same data bus. Instructions are fetched from the program memory and 
decoded to control the flow of data and operation of computational units. Since this 
pipeline structure has many branches and stages, generation of handshake control 
signals to handle correct operations between program memory, data memory, 
computational units and 10 units are very complicated. Although this architecture is 
widely used in nowadays' synchronous processors, it is not so efficient for 
asynchronous implementation. 
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Fig. 5-1 Block diagram of a general purpose programmable DSP 
5.2.1.1 Hardware and speed estimation : 
Total no. ofMultiplier = 1 
Total no. ofALU = 1 
Total no. ofRegisters = 5 
Estimated area « 20 mm^ 
Estimated data rate « 10 MHz 
Although its computational unit is very simple whichjust consists of only one 
multiplier and one ALU, large portion of area is used by program and data memories. 
Moreover, almost half of the processor operation time is consumed by data transfer 
between memory and registers. A former student had implemented ICT (not fast 
algorithm) based on this structure, but he used conventional synchronous technique. 
This processor requires over 100 cycles to calculate a 1-D ICT coefficient matrix. So 
he implemented the system using 8 chips connected in parallel to speed up the 
operations. 
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5.2.2 Micropipeline without fast algorithm 
My first self-timed ICT processor design is a micropipeline circuit dedicated 
to calculate 8x8 matrix multiplication but not for fast ICT algorithm. The block 
diagram ofthe circuit is shown in Fig. 5-2. It is a four stage micropipeline system. 
As its pipeline structure is very straight forward and no feedback path, its hardware 
of handshake control circuit is extremely simple thus it is negligible when compared 
with multiplier and adder arrays. 
^ 0 = c f > ^ ^ v ^ 
^ © ^ ^ ^ ^ y ^ 
^ e X ^ f w f ^ ; 
_ = ^ ; X D ^ ! ^ : ¾ ^ 
" = ^ : ^ : ^ i : ^ r 
^ : ^ © ^ : ^ " : ^ ^ s 
^ ^ 0 ^ w ^ ^ ^ ^ 
^ i ^ 0 4 i ^ x2 
Fig. 5-2 Block diagram of first version of self-timed 1-D ICT processor 
In order to speed up the processing time, two multipliers/adder trees had been 
constructed in parallel. Each one is responsible for calculating four coefficients. In 
addition, a chip layout of a 2-D ICT processor with a 128-word transpose memory 
had been design based on this structure and its implementation will be discussed in 
the next chapter. The area and speed estimation of a 1-D system is shown as follow. 
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5.2.2.1 Hardware and speed estimation : 
Total no. of multiplier = 16 
Total no. ofFull-adder (16-bit) = 14 
Total no. ofRegister (16-bit) = 36 
Estimated Area « 35 mm^ 
Estimated data rate « 100 MHz 
To complete a 1-D transform, totally eight cycles are required (including four 
cycles of latency. The main advantage of this design is that it is capable of 
calculating both all kind of (8x1) forward and inverse matrix transformation with 
minimum overhead. However, it cannot handle fast algorithm. 
5.2.3 Micropipeline with fast algorithm (I) 
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Fig. 5-3 Block diagram of Micropipeline with fast algorithm architecture( I ) 
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Another micropipeline design as shown in Fig. 5-3 is also a four-stage 
system, and its hardware structure is simply the same as the ICT fast algorithm. 
5.2.3.1 Hardware and speed estimation : 
Total no. of multiplier = 14 
Total no. ofFull-adder = 26 
Total no. registers (16-bit) = 32 
Estimated area « 60 mm^ 
Estimated data rate « 266 MHz 
The most attractive feature of the design is its very high processing power, 
because this architecture allows eight data to be processed in parallel. As a result, its 
data rate is up to 266MHz. If the Multiply-add units in the third and fourth stages are 
broken down to two more stages, i.e. totally six stages, its data rate can be increased 
to 400MHz! Similar to previous design, the handshake control circuit for this circuit 
is also very simple as it has no feedback path and it has a very straight forward 
pipeline structure. 
However, its silicon area is too large as it requires 14 multipliers, 32 
intermediate registers and a large amount of interconnections. Also it is unable to 
calculate inverse ICT and is not easy to upgrade and modified if the size of matrix is 
changed. 
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5.2.4 Micropipeline with fast algorithm (II) 
My final circuit is a design based on bounded delay micropipeline with 
feedback path and able to process with fast algorithm. This architecture combines 
the concept ofpreviously described architectures (i.e. micropipeline, general purpose 
microprocessor and dedicated DSP) and it is also similar to superscalar architecture 
which are widely used in nowadays high speed DSP chips. The block diagram ofthe 
circuit is shown in Fig. 5-4. 
This circuit is the combination of eight general purpose DSPs and using 
simple dedicated program sequence and handshake control circuits. So, it has a very 
high degree of parallelism and very high speed of program flow control. Also it is 
able to implement inverse ICT with the same computational block units. In order to 
reduce the silicon area, the function of each computational block and handshake 
control signals between those blocks are optimized for ICT fast forward and inverse 
algorithm. 
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Fig. 5-4 Block diagram of final version of self-timed 1-D ICT processor 
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Most of the superscalar architectures also have register-register data path 
structure, where data is stored into the registers from the memory, operated upon by 
multiple functional and arithmetic units, and the results from the register units are 
written back into the memory[l]. But in this design, we have eight self-timed 
computational block (functional units) connected in parallel and the program 
memory is broken down into eight parts. Thus it can be viewed as eight small 
computers operating concurrently. 
5.2.4.1 Hardware and speed estimation : 
Total no. of multiplier = 6 
Total no. ofFull-adder = 8 
^ Total no. registers (16-bit) = 24 
Estimated area « 25 mm^ 
Estimated data rate « 80 MHz l/(20ns x2 + 30ns x 2) x 8 
The operating speed of its synchronous counterpart is: l/(30ns x 4) x 8 = 
66MHz. Because the time period for all of the four cycles is the same. 
From the viewpoint of self-timed system design, its handshake control 
overhead is more than micropipeline without feedback path but less than general 
purpose microprocessor style. Also, this feedback design enhances its performance 
when variable delay technique is used. It is because in previous two straight-forward 
micropipeline structures, the whole system speed will be slowed down by the 
slowest stage as all stages are connected in series. 
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Chapter Six 
6. Implementation ofself-timed ICT 
processor 
6.1 Introduction 
In the last chapter, different kinds of self-timed ICT processor architectures 
have been reviewed. The final version has been concluded to be the most cost-
effective design which compromises the speed and silicon area. In this chapter, the 
detailed circuit implementation, specification and testing results will be described. 
Firstly, my first version design which is a four-stage micropipeline system will be 
briefly introduced for reference purpose. Then we will concentrate on the final 
version. 
Chip design has to consider the constraints such as die size, pin number and 
wiring complexity. To reduce the complexity of the ICT chip, modular architecture is 
employed to allow data pipeline and parallel processing. The first ICT processor was 
only designed for practice. After a lot of improvements in ICT architecture and self-
timed control technique. The final version was developed which is not only able to 
perform forward and inverse fast ICT calculation but also adopted some improved 
self-timed technique to enhance its performance. 
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A 2-D transformation can be implemented by a 1-D transformation and its 
transpose in both the forward and inverse transformation. In order to optimize the 
speed of the calculation and reduce hardware complexity, the scaling matrix [K] is 
removed out ofthis ICT core processor and merged with quantization module. Thus 
our final chip has only integer multiplication and addition instructions. 
The forward and inverse ICT fast algorithms described in Chapter 1 show that 
at least four stages are required in both forward and inverse transform. If the primary 
input data is 8-bit long, the output coefficient will be 12-bit and 16-bit after 1-D and 
2-D transformation respectively. The complete system (2-D system) should consist 
oftwo 1-D ICT modules and one transpose memory module which is able to store at 
least 64 x 16 bit of data. Moreover, the 1-D ICT module must be able to perform 
both forward and inverse transformations. 
According to the above functional requirements, our final design should be 
able to handle a maximum of 16-bit data word-length and able to calculate the 
following functions : addition, subtraction, x3, x5, xl/2 and xl/4. The following 
sections will describe and discuss the first and final version of the self-timed ICT 
processor chips. 
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6.2 Implementation of Self-timed 2-D ICT processor 
(First version) 
My first version design is a 2-D ICT system consisting of two 1-D ICT 
modules which are the simple four-stage micropipeline circuits and one 256 byte 
Transpose RAM module. It was design at the very first beginning and the layout had 
not been submited for fabrication, because it was used for logic and layout design 
practice, and area estimation only. The main advantage of this design is that it can 
calculate any 8x8 matrix multiplication (i.e. forward and inverse ICT without fast 
algorithm). 
= 1-DICT = T : - = i _DicT = 
Fig. 6-1 2-D ICT system 
Fig. 6-1 shows the block diagram of the 2-D ICT system. A complete 2-D 
transformation requires two 8x8 matrix multiplication. Input of the system are 8x8 
8-bit matrix raw data. After the first 1-D transform, 64 intermediate coefficients are 
obtained and stored in Transpose memory. Then eight 12-bit data are read from 
Transpose memory to the next 1-D ICT module in "Transposed" order. Finally, 8x8 
16-bit 2-D transformed coefficients will be found. All the circuit diagrams of this 
first version 2-D ICT processor can be found in appendix D. 
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6.2.1 1-D ICT module 
Fig. 6-2 is the block diagram of first self-timed ICT core. The whole 1-D 
ICT module consists of two multiplier and adder trees to speed up calculation speed. 
So two coefficients can be achieved in each asynchronous clock cycle. Eight input 
data have to shift into input stage register before calculation operation. Then an 
acknowledge signal will be generated from the input control logic and an internal 
request signal will also be generated for next stage. 
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Fig. 6-2 Block diagram of first version ofself-timed 1-D ICT processor 
The self-timed handshake used is only simple 2-phase handshake control 
circuit for micropipeline as described previously. Since this system consists of four 
series pipeline stages, delay selection technique has not been applied. It is because 
only latency time of the first coefficient data will be reduced but there is no 
improvement in term of throughput data rate, as the throughput rate of this system 
depends on the worst delay pipeline stage. 
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All multiplications are processed at the first stage. All kemel component 
values of the ICT matrix are stored by hardwired logic and read out by controlling 
the multiplexers. Since all kemel values can be represented by equal or less than 
four bits, and these values are actually the control signals for the special designed 
integer multipliers. As the ICT requires only multiplication of 10,9,5,3,2, all 
multipliers are simplified, each of which contains only two 16-bit full adders and one 
shifter circuit. The shifter is made up of 16 4-to-l multiplexers which can perform 
fast shifting from 0 to 4 bit within only one gate delays. As a result the total 
multiplier delay is only equal to two 16-bit ftill adder delay plus one gate delay. All 
the full-adders used in this ICT processor are 16-bit signed high speed carry-look-
ahead parallel fiill adders, where the most significant bit is sign bit. 
After all input data are multiplied by the first row matrix coefficients, they 
will proceed to the second to fourth stages, which are the adders tree, for summing up 
eight of the intermediate data. As mentioned before, the whole 1-D ICT module 
consists of two multiply-adder trees. One of them is responsible for evaluating the 
first to fourth coefficients and the rest one for fifth to eighth coefficients, which can 
maximize the efficiency in transpose memory read/write. Each output coefficient 
will associate with an output request signal to indicate output data is ready for next 
stage to read. 
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6.2.2 Self-timed Transpose memory 
In 2-D Transform system, the 8x8 intermediate l-D transformed matrix 
coefficients should be transposed before performing next 1-D transformation. 
Transpose memory is made up of 4 conventional CMOS static RAM blocks and 
transposed data is obtained by read out the data in transpose order. In practical 
operation, data will be read and written to the memory simultaneously. So the 
memory module consists of 4 blocks, each has 32xl6-bit size. One pair will be 
responsible for write operation and the other for read operation simultaneously. 
There are two memory blocks in each pair because two 16-bit data can be read/write 
in parallel. Fig. 6-3 shows the block diagram of the self-timed transpose memory. 
RAM 1 RAM3 
2 X 16-bit data 32xl6-bit 32xl6-bit 2 x 16-bit data 





, c o n t r o l signals 
Handshake ^ . ^ Handshake 
control signals ^ Control Unit ^ control signals 
Fig. 6-3 Block diagram of the 128x16 self-timed static Transpose memory 
The self-timed handshake control unit for this memory module is quit 
complicated. It not only handles the input/output handshake control signal as what 
normal self-timed systems do but also have to generate internal read/write control 
signals memory access. It consists of some counters, clock(i.e. read/write enable 
signals) and address generator circuits and basic 4-phase handshake control circuits 
described previously. Each input is associated with a request as normal self-timed 
signaling. 
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The input request counter counts the number of request and control the 
writing sequence by generating appropriate address and write enable signal. After 64 
words have been written to one pair of RAM module, a read enable signal enables 
the handshake control circuit for read operation and thus change to read mode. The 
input handshake control circuit is exactly the same with normal 4-phase 
micropipeline system as it is only responsible for generating acknowledge signal for 
correct data writing. 
In read operation, 64 request signals has to be generated by this control unit. 
They are generated by a simple delay and inverter loop circuit which consists of C-
element, Voltage-controlled delay element, CMOS logic gates and counter. It is 
similar to conventional inverter chain oscillator except the long inverter chain is 
replaced by a single delay element. It also should be controlled by global reset 
signal, acknowledge signal from next stage and counter's signal. So that the self 
generated request signals can trigger and synchronize with the inside and outside 
world. After 64 requested signals have been sent, the counter resets to zero and then 
change back to write mode again. To ensure correct operation, the counter must be 
reset after acknowledge signal has been received. 
The minimum delay is selected based on the RAM macro specifications in 
ES2 library data book and simulation results. Please refer to Appendix D-12 for 
detailed circuit diagram of the control unit. 
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6.2.3 Layout Design 
Layout of the memory cell was generated by the macro block generation 
program provided by ES2. However, only abstract view can be generated. So, only 
functional and digital timing simulation results can be achieved based on the Verilog 
behavioral model generated by the program but detailed SPICE analog simulation 
based on the real layout cannot be performed. The whole layout of this 2-D self-
timed ICT system is designed using Cadence's Auto-Place-and-Route program and 
ES2 CMOS 0.7um Standard-Cell library. 
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Fig. 6-4 Layout view of the first version 2-D ICT processor 
Fig. 6-4 shows layout view of the first version self-timed 2-D ICT design. 
The layout was partitioned to three main regions: two 1-D ICT modules and one 
Transpose RAM module. Each 1-D ICT module is further divided into two blocks. 
One block for multipliers and the other for Adder-tree circuit. Total area is 75 mm^ and the number of in is 78. Since this layout is too large and the circuit needsfurther impr v ment, t had no  been submitte  for fabri ation
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6.3 Implementation of Self-timed 1-D ICT processor 
with fast algorithm (final version) 
/ Output 
< buffer 
Data out ^ Se l f - t imed 
\ Comp. block 1 
7^  
= ¾ Sel f - t imed 
\ Input _ _ \ Comp. block 2 
buffer ~ " ~ ~ ^ 
Data in ~ ~ = ^ Sel f - t imed 
\ Comp. block 3 
——=y Sel f - t imed 
X Comp. block 4 
^ 
>1 Self - t imed 
\ Comp. block 5 
7^  
^ Sel f - t imed 
Comp. block 6 
—— ^ Sel f - t imed 
Comp. block 7 
Sel f - t imed 
Comp. block 8 
^ l v H ^ ^ ^ ^ ^ ^ H H N i ^ ^ ^ ^ ^ ^ H i ^ ^ ^ ^ ^ M 
Fig. 6-5 Block diagram ofthe final version Self-timed 1-D ICT core processor 
The block diagram of the final 1-D ICT processor is shown as Fig. 6-5, and 
all circuit diagrams are shown in appendix E. In the final design, the improved 2-
phase micropipeline with variable delay technique was used, so the clock period of 
each self-timed block is different and it depends on the instructions to be executed. 
The system architecture is a mixture of general-purpose microprocessor and 
dedicated DSP style. It is capable of calculating the forward and inverse 1-D ICT 
using fast computational algorithm with the same hardware as it is a micro-coded 
programmed processor. The chip has eight parallel self-timed computation block, 
each self-timed block acts as a simplified general-purpose processor which is 
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responsible for calculating a particular element of the transformed vector X(i.e. XI or 
X2 …). 
Each block has its own internal clock and handshake signals and also 
generates and receives external handshake signals to make sure correct data flow and 
operation. For example, once the intermediate data from other self-timed block is 
ready, a request signal will be received. If the corresponding self-timed block is also 
ready and accepts the data, an acknowledge signal will be returned to the requester. 
That means all of these eight self-timed blocks operates concurrently and 
asynchronously and the data flow and operation sequence depends on the 
connections of handshake control signals. Refer to the fast algorithm diagram, each 
self-timed block has to process four times in order to calculate a coefficient. At least 
two of those cycles involve addition operation only, thus shorter delay period is 
required. So the maximum total processing time is about two short delay units plus 
two long delay units, which is equivalent to three long delay units. It is theoretically 
faster than its synchronous counterpart system if handshaking delay overhead is 
neglected. 
6.3.1 IO buffers and control units 
Since most of the digital systems are synchronous, we have to consider how 
to communicate with external synchronous world. So, apart from normal self-timed 
systems interconnection structure, this self-timed ICT processor chip must be able to 
operate with other synchronous chips without additional modification of hardware. 
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Since there is no any handshake signals provided by conventional synchronous chips, 
and they usually synchronize input and output data with a global clock signal. We 
can use this clock signal for synchronous circuit as request and acknowledge signal 
for self-timed circuit. That means this chip can be viewed as an externally 
synchronous but internally asynchronous system. So, the handshake control protocol 
used for communicate with outside world must be 4-phase handshaking and the 
internal signaling is 2-phase handshaking. 
6.3.1.1 Input control 
The 10 control until thus not only controls and rearranges the data sequence 
but also interfaces with external synchronous systems. Lets consider the data input 
from a synchronous/asynchronous host first. The positive transition of clock signal 
is assumed to be a request signal which is similar to 4-phase handshake signaling. 
But an “enable” signal (synchronous or asynchronous) must be given by the host to 
indicate whether the data are valid or not. Once it has received eight request or clock 
pulses, an "frame acknowledge" signal will be generated and fed back to the host 
machine for frame synchronization. And this acknowledge signal will remain high 
until the processor completes the whole operation. During this period the input 
buffer can accept the next eight new data and hold them until the acknowledge signal 
is reset to low. That means the processor's cycle time (i.e. time required for 
calculating all coefficients) is equal to the time period of this frame acknowledge 
signal. 
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The input buffer has eight 16-bit registers which load eight 16-bit input data 
serially. After each register has accepted a data, the internal request signals Rol 
Ro8 will be sent to the appropriate self-timed computational blocks. So the self-
timed computational blocks can start processing once both of their two input 
operands are ready. When all of the self-timed computational blocks have accepted 
the data, an acknowledge will be received in order to reset the counter for next cycle 
ofoperation. Fig. 6-6 shows the timing diagram of the input buffer. 
R e q . in 
F. A c k . 







R o 8 
Fig. 6-6 Timing diagram of input buffer 
6.3.1.2 Output control 
The data output unit can also handle interfacing with both asynchronous and 
synchronous systems. In asynchronous mode operation, a request signal generator 
(which is similar to the one described in the Transpose RAM module) generates eight 
pulses as request signal which will be handshaking with the acknowledge signal of 
the target host machine. For testing purpose, the acknowledge input can simply be 
hardwired with the request output to continuously push out the data. In synchronous 
mode operation, the generation ofrequest, reset and counter signals, are synchronized 
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with the clock signal of the target host machine. Even this 10 control unit of 
processor can operate with synchronous systems, but it actually works like a salve 
when connected with synchronous machines, the clock speed of data for both source 
and target machines must be the same to prevent data lost. 
The operation of output buffer is different from input buffer. Once all ofthe 
eight resultant coefficients in the self-timed computational blocks are ready, they will 
be stored into the output buffers and then move out serially through a 16-bit parallel 
output port. In addition, the output port has some multiplexer arrays used to monitor 
some internal data and handshake signal for testing purpose. 
6.3.1.2.1 Self-timed Computational Block 
TT j 1 ^ ^ Handshake control ; , , , Handshake . . Handshake 
.< circuit ^ . , 
signals I signals 
Program memory / 
Instruction decoder 
I i 
Data in Integer Execution Unit Data out 
Fig. 6-7 Self-timed computational block 
Fig. 6-7 is the block diagram of the self-timed computation block. Similar to 
normal micropipeline system, it is composed of the handshake control circuits, 
functional logic block and instruction decoder unit for micro-coded hardwired 
programming. In both synchronous and asynchronous mode, the internal self-timed 
computational blocks are operating asynchronously and having their own handshake 
page 3-13 
An ICT Image Processing Chip Based on Fast Computation Algorithm and Self-timed Circuit Technique 
Chapter 6 Implementation of self-timed ICT processor 
signals. In order to save the silicon area, the functional block and instruction decoder 
of each block are designed dedicated for specific functions based on the ICT fast 
forward and inverse algorithm. 
6.3.1.3 Handshake Control Unit 
The handshake control Unit is the heart of this self-timed processor. It not 
only manages the request and acknowledge signals between different self-timed 
blocks and outside world, but also generates appropriate internal clock for pipeline 
in integer execution unit. This unit contains a pair of 2-phase handshake control 
circuit, interface circuitry for communicating with external handshake signals and 
counters for generating signals for instruction decoder to control the operation ofthe 
integer execution unit. So this handshake control unit in the self-timed system is 
very important and there are many difficulties in designing it. 
Two-stage micropipeline 
Req. “ Ack. 
in |VDin , , , . , VDout. ^ 
~~H 2-phase ~ ~ I, Va_e J 2-phase L ^ 
= { signal 2-gase clelay ^-pha- s ^ a l J = 
——• generator " ^ ^ i T " ^ ^ generator 4—— 
¥ _lzzi^cizizzil lzzzzii^izziL_ 7— 
Ack. X z i ~ A ^ “ “ L _ Request t Z Z j Req. 
out ^ ^ generator ^ Instruction " ~ 1 ^ ^ ~ E ^ _ 
decoder 
— C o u n t e r 4 ^ Counter —— 
Rol Ro2 
(to V' stage (to 2"^  stage To Instruction 
• offfiU) offfiU) ^ • decoder 
Fig. 6-8 Block diagram of Handshake Control Unit 
Firstly, we previously concluded that 2-phase handshake control protocol is 
the most cost-effective method to handle wide word-length bundled data system. 
However, the system to be implemented has eight parallel self-timed blocks 
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involving 16 request and acknowledge signals. So the handshake control protocol 
will be extremely complicated if using traditional asynchronous logic synthesis 
method to design a hazard free handshake control circuit. In order to simplify the 
design, it is broken down into two parts. Fig. 6-8 is the block diagram of the 
handshake control unit. First part is the heart of the unit which is a well-studied 2-
stage 2-phase handshake control micropipeline with variable delay circuitry. It is a 
completely hazard-free asynchronous circuit. 
Since the request and acknowledge signals come from different blocks during 
different processing period (i.e. may be either positive or negative phase), the 
handshake signals cannot be connected to other blocks directly to or from the 
micropipeline's handshake controller (first part). The request and acknowledge 
signals must all have the same phase to indicate their activation. Thus some standard 
CMOS logic gates and flip-flops are used to construct a request/acknowledge signal 
generators. Once the previous stage has fired a request, the signal will go from low 
to high and keep unchanged until completion of the whole process. Then a 2-phase 
signal generator will convert the rising edge signal to 2-phase signal. 
Fig. 6-10 shows the timing diagram of the HC unit. The 2-phase signal 
generator converts a logic high from the request signals (Req. in[l] ~ Req. in[4]) to 
2-phase handshake signal (VDin) and 4-phase pulse signal (Rol and Ro2) for the 
registers in Integer Execution Unit. Since the request and acknowledge signal 
generators are all simple shift-registers. Their contents will only be changed from 
low to high with the pulse signal generated by a hazard free 2-phase micropipeline 
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handshake controller. And they will be reset to low when they received a process 
complete signal when all coefficients are calculated and stored in the output buffer. 
So the whole system are also hazard-free and proved in simulation. 
Req 
J T ^ ^ Rin Ack 
‘ U D Q • 2-phase ^ 
^ MUX J ~ " ^ HC R o u t 2 
— P ^ _ > ^ > Q ^ 






Fig. 6-9 2-phase signal generator 
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Fig. 6-10 Timing diagram of internal handshaking signals 
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The second part can be viewed as a local synchronous state machine circuit 
which contains a 2-phase signal generator as shown in Fig. 6-9, request and 
acknowledge signal generators and 2-bit counters and they are clocked by 
asynchronous clock pulses (Rol and Ro2). Since all the outputs of this part are 
registered, this local synchronous system and thus the whole system can be 
guaranteed to be hazard-free provided that the worst-case delay time of this 
synchronous subsystem is less than the minimum time period of those clock pulses, 
and the delay of an inverter is less than the delay of the 2-bit counter plus MUX. As 
the inputs (Req.) will only change from low to high, so the only possibility of 
causing a unwanted glitch to accidentally trigger the D-type flip-flop is that when the 
MUX's select signals are changing. To eliminate this risk, a AND with one 
invertered input is introduced. The state of MUX will be changed when "Rout 1" 
clocked the counter, so the AND gate is used to disable the D-type flip-flop during 
this phase. The flip-flop will be enabled again after the counter and thus the MUX 
are stable, provided that the delay of an inverter is less than the delay of the 2-bit 
counter plus MUX. 
The advantage of this structure is that it can easily handle multiple request 
signals by using a few standard logic gates (6 additional gates only, where 3 for input 
and three for output). However the resulting total delay overhead in handshake 
control path is rather large. The total delay time from a complete output signal 
(second stage) in one self-timed block to the Rout 1 signal (first stage) of another 
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self-timed block is equal to: Delay of (MUX +AND +D-FF +C-element +XOR) « 
3.5ns. 
The connections of handshake signal lines depend on the data flow sequence 
defined in the flow-graph of the ICT fast forward and inverse algorithms. Since the 
algorithm can be partitioned into four stages or four feedback loops, there are totally 
four request and acknowledge pairs. And the connections of input lines must follow 
the correct sequences (i.e. Req. in[l] connected to the first request signal). 
6.3.1.4 Integer Execution Unit (IEU) 
Fig. 6-11 is the block diagram of the Integer Execution unit which is a two-
stage pipeline circuit using all standard CMOS logic gates. The trigger signal ofthe 
register or latch is generated by the handshake control unit. 
~ ^ Z ^ Latch Multiplier ^ A ^ ^ X 
r ^ A d d / ] 
Router L _ ^ > Latch ^ 
pubtract ~"^ 1 
^ Z ^ Latch ^ ^ ^ X 
Fig. 6-11 Block diagram ofthe Integer Execution Unit 
The input router selects appropriate data from input or output data bus. Every 
IEU in all self-timed blocks has an adder which is a high speed 16-bit carry-
lookahead full-adder and it is able to perform addition and subtraction. Its worst case 
propagation delay is less than 10 unit gate delay. However, refering to the fast ICT 
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algorithm, only six self-timed blocks require multipliers and the rest of them has only 
a single full-adder. 
0 B15B14B13 0 BO 0 0 Multiplicand: 
B [0..15] 
\ f \ f \ r \ t , f , ^ , , ^ - I 
1 . X; I r ,^ , . y ~ * y FromInstruction 
4-to-l Mux 4-to-l Mux , , 
I I I h decoder 
1 Partial product :C [0..15] ^ 
B15 B14 BO 0 Multiplicand: 
B [0..15] 
2-to-l Mux I rr;!^ T7t7n< I Promlnstmction 
decoder 
I Partial product :D [0..15] ^ 
I D [0..15] I C [0..15] 
16-bit Signed carry lookahead full-adder 
1 Multiplicand : 
I B [0..15] 
16-bitMUXbasedshifter L FromInstmction 
decoder 
I 16-bit Result 
Fig. 6-12 Block diagram of 16 x 3 bit Integer Multiplier 
Since the kemel components in transform Matrix [T] are all integers with bit 
length less than four, the multiplier is very simple and can only calculate xl/2, x2, 
x3, x4 and x5. The main common characteristic of these integers is that they all 
consist of only two "1", (i.e. 2=10, 3=11, 4=100 and 5=101). So the multiplier 
simply consists of an adder and multiplexers for shifting purpose. The block diagram 
of the 16x3 bit integer multiplier is shown in Fig. 6-12, it is able perform the 
following functions : xl/2, x2, x3, x3/2, 3/4, x4, x5, x5/2 and x5/4. For example, if 
X is multiplied by 5, we only need to add X by x4. And x4 is simply shifting the 
operand by 2 bits. That means the worst case delay (i.e. multiplication + addition) is 
just equivalent to two Full-adder delays, if the multitplexer delay is neglected. If the 
instruction is addition only, a smaller delay-value is selected inside the handshake 
control unit, which is only one Full-adder delay. So the average computation time is 
reduced. 
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The main source of computation error of the processor is caused by the 
truncation error of the multiplier, since the division of 2 and 4 is done by truncation. 
Refer to the fast ICT algorithm, as shown in Fig. 1-1 and Fig. 1-2, the maximum 
error caused by truncation for 1-D ICT is the addition of two 3-bit truncation. Which 
is equal to: 2 x (0.5 + 0.25 + 0.125) = 1.75. Since this error is not so significant 
compared with quantization error in image compress process. It is not worth to build 
the multiplier with round off function, as one extra 16-bit full adder should be added 
in each multiplier and the maximum computation time is also increased. 
Another computation error of the processor is the overflow error. "Clipping" 
function could be introduced to minimize the overflow effect. However, this error 
can be prevented by limiting the length of the input data. So, no additional hardware 
is used to implement the "clipping" function in this processor. 
6.3.1.5 Program memory and Instruction decoder 
The program memory and instruction decoder are used to control the 
operational sequence and input/output routing circuitry of the self-timed blocks. 
Thus it can be seen as a simple hardwired program memory of a processor. It 
converts the counter's output from the handshake control unit to the control signals 
for the input routers, multiplier and full-adder in the IEU. Each memory and 
instruction decoder unit was specifically designed for different self-timed 
computational blocks. It basically consists of multiplexers and simple logic gates. 
The input of the multiplexers are hardwired to either high or low depending on the 
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sequence of operations to be achieved based on the fast ICT algorithm. And their 
input selections are controlled by the counter's value (i.e. same as program memory 
address oftraditional processor) from the handshake control circuit. 
This kind of state-machine type MUX based memory and decoder is used 
instead of ROM because each of the eight self-timed blocks has their own read/write 
timings. Otherwise, the ROM module will have to be divided into eight individual 
ROM (8-bit X 8) modules, which is not an effective implementation method in term 
of silicon area. However, these hardwired MUX memory modules plus decoder can 
be optimized to minimize the gate count. 
6.3.2 Layout Design 
The chip, as shown in Fig. 6-13 was layouted using Cadence Cell-Ensemble 
tool. All of the CMOS logic gates are from the ES2 library, except the C-element 
and all delay elements which are custom design. The layout is partitioned into 6 
groups (Input buffer, output buffer and 4x2 self-timed computation blocks). The 
chip has 68 I/O pins, including some pins for monitoring internal signals for testing 
purpose. Since there are many handshake control signals in the design, the wiring 
and interconnections are relatively complex. 
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Fig. 6-13 Layout view of the final version self-timed 1-D ICT processor 
6.4 Specifications of the final version self-timed ICT 
chip 
CMOS process / Foundry : 0.7^im SLP DLM / European Silicon Structure 
(ES2) 
Expected I/O data rate : 50 MHz (forward ICT), 60MHz (inverse ICT) 
Data format: 16-bit signed binary format 
Truncation error : 1.75 max. 
Die size / Transistor count: 5.7 x 4.1 mm / 76k 
Package : 68 pin CC 
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Chapter Seven 
7. Testing of Self-timed ICT processor 
7.1 Introduction 
After very long investigation and design time period spent on self-timed 
system, ICT processor architecture design and implementation, the self-timed 1-D 
ICT processor chips have been finally fabricated. After many times of failed 
experience in self-timed chip design, I am so happy to say that this final self-timed 
ICT processor chip is successfully built. Although it is not a prefect design and it 
still cannot prove that asynchronous is better than synchronous, the measured 
performance is very close to what we expected (simulation result) and it does show 
that our idea and design methodology in implementing such a large scale self-timed 
system is correct. 
This chapter describes the test results and findings of the self-timed 1-D ICT 
processor proposed in the last chapter. Firstly, the functional test section described 
the testing procedures and the results showed the chip can calculate 1-D ICT 
correctly. Then the transient characteristics and performance of the chip in term of 
speed and power is discussed. The unstable problem of the chip is pointed out and 
the solutions and further improvements are suggested. 
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7.2 Pin assignment of Self-timed 1-D ICT chip 
Pin no. Pin name I/O type Descriptions and remarks 
1 Data_out[4] output Transformed data output 
2 Data_out[3] output Transformed data output 
: :[:::: 1^^  ::: ii^i^SG^i^i^i.j(iijV) 
4 Data_out[2] output transformed data output 
5 Data_out[l] output Transformed data output 
6 Data_out[0] output Transformed data output 
7 Reset input Globai reset signal; Active iow 
•••••••..'8 N."C'. - :. 
………'9 N."C'. - 1' 
::: [1 2 ^ vcc tSi^ ..g(^ r^(gVX 
11 Sync—enabie input Enable signal for synchronous data output with 
an extemal clock; Active low 
12 Sync_clock_in input Extemal ciock for synchronous data output (ifor 
sync, mode) 
Acknowledge input (for asynchronous mode) 
13 Forward— input 0: forward transform; 1: inverse transform 
14 Clock_enable input Enable signal for request 1 clock signai 
15 RecLclock_in input Request signal 7 clock input 
16 SeiSa input Output selection 
17 Sel3b input Output selection 
18 Sel4 input Output selection 
19 Sel5 input Output selection 
20 Sel6 input Output selection 
21 Din[0] input Data input 
22 Volt_con analog i/p Analog voltage input for Variabie Deiay eiements 
(for core processor) 
23 Dinii] input i5ata input 
24 Volt_con2 analog i/p Analog voltage input for Variable Deiay eiements 
(for IO buffer and test circuit) 
……'is GND GND C‘.gr.o““.^VX 
………'i'6 N."C'. - -
………27 K"C. - -
………28 N.""C'. - -
………29 Diii[2] iiiij^ 'Datainput 
30 Din[3] input Data input 
31 Din[4] input Data input 
•…•….32 Din[5] inpS bSairiput 
33 Din[6] input Data input 
34 Dini?] input Data input 
35 Dini8] input Data input 
………36 Din[9] inj^ Data"input 
………37 "Din[r6] inji^ DSalnput 
•••••••38 VCC VCC i ^ ^ S i S : _ e r ( S V ) 
39 Din[iii inpS DSainput 
40 Din[i 2] iiipS Data input 
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: in^•••••[.5;S@i; 
42 Din[i4j input Data input 
….…43 N7c". ••••••- :. 
………44 N."C". - -
: : : ] [ : : : : : : : : ^ ^ : iSi^.gi^S."^W 
46 pin]"l5] in j^ fiS'ri^igijiir(Si.^it>: 
5.?„.. Ack_out output Frame Acknowledge output 
48 test_out2 output Output of test circuit 
49 test_out output Output of test circuit 
50 tp_out[4] output Intemai test point signais (for processor) 
51 tp_out[3] ou^ut Intemai test point signais (for processor) 
52 tp_out[2] output Intemai test point signals (fbr processor) 
53 |p_out[l] output Intemai test point signais (for processor) 
… S ieyui output Output Request signal 
55 Data_out[15] output fransformed data output (Sign bit) 
56 Data_out[14] output Transformed data output 
57 Data_out[13] output fransformed data output 
58 Data_out[12] output Transformed data output 
………'59 V€C VCC Corep(^er'pV)| 
……60 N."C". - :• 
……61 N."C" - •: 
62 Data_out[l 1] output Transformed data output 
63 Data_out[10] output transformed data output 
64 Data_out[9] output Transformed data output 
65 Data_out[8] output fransformed data output 
66 Data_out[7] output transformed data output 
67 Data_out[6] output Transformed data output 
6 8 Data_out[5] output transfbrmed data output 
7.3 Simulation 
As the ICT processor is a very large system, it cannot be simulated with 
SPICE. However, it contains some none standard CMOS logic gates such as C_ 
elements and delay elements. So, in order to simulate the whole system in the digital 
simulator Verilog-XL®, the custom-designed cells should be first characterized by 
analog simulator SPICE. After all of their timing and loading parameters had been 
found, these cells were modeled in the form of Verilog Hardware Description 
Language (Verilog HDL). Then finally the whole self-timed ICT chip built from 
standard CMOS logic gates and custom-designed cells can be simulated. 
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Fig. 7-1 Simulated timing diagram ofself-timed ICT (forward transform) 
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Fig. 7-2 Simulated timing diagram of self-timed ICT (inverse transform) 
Fig. 7-1 and Fig. 7-2 are the timing and functional simulation results of self-
timed ICT chip using Verilog-XL® simulator for forward and inverse ICT 
respectively. The timing diagrams show the operation of the chip with handshake 
signals, input and output data. DoO Do7 are the internal data buses which show the 
intermediate and output result of DoO Do7 are calculated asynchronously. 
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Data_out[14..0] and Data_out_si are the output buffer's 16-bit output, which serially 
shift out eight 16-bit resultant transformed coefficients. 
The total calculation time is equal to the time period of “frame acknowledge" 
signal, since the "high" of this signal indicates the input buffer cannot request for the 
next operation as the self-timed blocks are busy. During this period ( Tc ns), input 
10 buffer can serially accept and store eight 16-bit input data for next operation. So 
the 10 data rate should not exceed : 8 x 1/Tc MHz. Based on the simulation results, 
the maximum 10 data rate was estimated to be 61.5 MHz and 48.4 MHz for forward 
and inverse ICT respectively. 
7.4 Testing of Self-timed 1-D ICT processor 
7.4.1 Functional test 
7.4.1.1 Testing environment and results 
The testing equipment are listed as follow: 
1. The logic function of the chip was tested by HP 16500A Logic Analyzer. It 
generates 16-bit input data and other necessary control signal such as request and 
acknowledge signals. 
2. Power supply : 5V for system main power; variable voltage source for two 
voltage controlled delay element inputs. 
3. Transient response was measured by : Tektronix TDS 320 lOOMHz CRO and 
Philips PM 5786B 125MHz pulse generator. 
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Fig. 7-3 Measured timing diagram ofself-timed ICT (forward ICT) 
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Fig. 7-4 Measured timing diagram of self-timed ICT (inverse transform) 
All the data inputs and request signals etc.. for both forward and inverse 
transform is the same as the timing in simulation environment as shown Fig. 7-1 and 
Fig. 7-2. The request and acknowledge is emulated by the synchronous clock. Then 
switch on the power and increase the control voltage for delay element until the output data is correct (i.e. sam  as simulation result). Fig. 7-3 and Fig. 7-4 are 
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measured timing diagram of the self-timed ICT chip for forward and inverse 
transform respectively. Dout[15..0] is the 16-bit output from output buffer and found 
to be the same as the result shown in shown Fig. 7-1 and Fig. 7-2. (Data_out[14..0] 
and Data_out_si). Fifty sets of randomly generated input vector had been used for 
the functional test, and all of the corresponding measured output data matched the 
simulation results. 
The minimum control voltage for delay element to achieve correct operation 
is 2.4V. This value are also proved to be correct in the next section by using delay 
estimation method. And the averaged total calculation time period from 5 chips is 
142.1ns and 173.2ns for forward and inverse transform respectively. That means the 
maximum 10 data rate is 55.9 MHz and 45.9 MHz for forward and inverse transform 
respectively. However, the chips become unstable as the control voltage is further 
increased (Errors occurs at output data). This will be discussed in next section. 
7.4.2 Transient Characteristics 
After the logic function of the chip is found to be correct, next step is to 
further investigate its transient characteristics and to find out the maximum operating 
speed. Since the time step or resolution of the logic analyzer is lOns, a lOOMHz 
CRO with 500MHz sampling rate was used to find out the more accurate reading and 
monitoring its transient characteristics. Fig. 7-6 is the transient diagram of the frame 
acknowledge signal and eight output request signals. After the input buffer is full, 
the acknowledge signal goes "high". Then it will retum to zero once all coefficients 
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are calculated. And finally, the coefficients are shifted out in association with output 
request signal. This figure shows the total computational time is 142ns and the 
output data rate is 50 MHz which is synchronous with an external clock. 
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Fig. 7-5 Waveform of the acknowledge and output request signal 
Even though the function of the chips are correct, sometimes the chips are 
found to be rather unstable. The output data are not correct and the time period of 
the frame acknowledge fluctuates seriously. Theoretically, the incorrect data can be 
corrected by increase the delay time of the delay element. However, if the control 
voltage is further increase, another problem is introduced, that is the system becomes 
more unstable and the fluctuation is more serious. 
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Fig. 7-6 Fluctuation of the acknowledge signal 
Fig. 7-6 shows how the acknowledge signal fluctuates. This diagram shows 
the accumulate mode of the input signal, and this picture is captured after 
accumulation of lOs. The amplitude of fluctuation is almost 27ns! Table 7-1 
summarizes the simulated and measured total computational time. The measured 
values were averaged from 5 test chips with the following conditionals : (Vcc=5V; 
Vc=2.5V; 10 data rate = 50MHz and the power current is 62mA). 
Simulated Measured (ns) 
¢ ^ Average Max. Min. 
Forward ICT~ 129.4 142.1 159.5 — 131.7 
"Tnverse ICT 162.0 173.2 186.2 “ 160.1 
Table 7-1 Comparison of simulated and measured total computational time 
Above findings show that the external handshake signals and data are correct. 
Fig. 7-7 shows an internal request signal for one of the latch in self-timed block no.2 
and the timing matches simulated result too. It is an asynchronous signal which has a 
shorter time period between first two pulses and a longer period(i.e. about twice of 
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the previous) between the second and third pulses, because longer computation time 
is required and thus a longer delay path is selected in the third cycle. 
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Fig. 7-7 Waveform of internal request signal 
7.4.3 Comments on speed and power 
Besides stability, another weakness of this self-timed ICT processor is that 
the operating speed is also not satisfied. Both simulated and measured total 
computational time of a cycle is near 140ns for forward transform and 170ns for 
inverse forward. These readings indicate a rather large portion of time is wasted in • 
handshaking, mainly from request output of one block to the internal request output 
of its next block. 
This delay path contains combinational logic circuit used to handle multiple 
request and acknowledge signals as discussed in previous chapter. If this overhead 
delay could be eliminated, the best reading should be reduced to less than 100ns and 
115ns for forward and inverse transform respectively. However, the performance of 
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present design is even worse than synchronous design which requires about 130ns to 
complete the whole cycle. As it is not possible to minimize the overhead delay to 
zero, another way to enhance boost up the speed is to reorganize the partition and 
structure of the data path. In the present design, only router (equivalent to about 3 
gate delay) is allocated to this delay time slot. So, some more circuit such as MUX 
based shifter for scaling function can be grouped to that unwanted time slot and then 
reduce the delay required for the main data path as shown in Fig. 7-8. 
~ ^ Z ^ Latch Multiplier " ^ ^ ^ ^ N ^ 
I Add / __v . Shifter _v 
Router b = d > Z y [atch Z j (MUX) 
Subtract ^  ^ ’ 
Z ^ Latch ^ ^ ^ y ^ L_ 
Fig. 7-8 Suggested improvement of IEU design 
The measured power is 310mW when operating at 10 rate of 50MHz and 5V 
power supply. The power consumption cannot be proved to be lower than its 
synchronous counterpart. However, the power consumption is near zero when it is 
operating in idle mode (no input request) as all internal registers will not be clocked. 
In addition, all registers in different self-timed blocks will not be clocked at the same 
moment and they will also be clocked if necessary. For example, four self-timed 
blocks will be clocked three times in each cycle while the reset is four times. So 
theoretically, the overall average power consumption should be less. 
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7.4.4 Determination of optimum delay control voltage 
Instead of using traditional functional testing method to find the maximum 
operating speed, a delay time estimation technique was also employed. The 
minimum delay value should be larger than maximum delay between two pipeline 
stages in the computational block. A standard CMOS logic gate chain is built inside 
the ICT processor chip used for determining this actual delay time. The logic gate 
chain is made up of 25 different standard CMOS logic gates to simulate the 
maximum delay path of the full adder and router. The worst-case delay is 
approximately equal to 2.2 times of this logic gate chain delay. This delay is also 
equivalent to the time delay of 2 delay element connected in series plus other logic 
gates in the handshake control path (C-element + XOR + MUX). So some overhead 
delay in handshake control path can be included and will not degrade the speed of the 
micropipeline. 
The maximum delay value of the logic gate chain (total 25 logic gates) in 5 
test chips is 15.3ns. So, the minimum control voltage for the delay element should 
be at least 2.4V. Detailed measurement procedure and results of this delay model 
will be discussed in next section. However, the delay element will be unstable when 
its input is biased to this voltage. 
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7.5 Testing of delay element and other logic cells 
In the self-timed micropipeline system, delay element is used to introduce an 
artificial delay to simulate the delay of the data path for ensuring correct operation or 
preventing hazard. Assigning a more conservative value (i.e. much larger than the 
actual worst-case delay in the data path) obviously can ensure the system is hazard 
free, but it may also degrade th6 system speed. So, an accurate modeling and 
measurement of delay element is very important. A delay/logic test module is 
included in the ICT processor chip to investigate the performance of the real circuits. 
X ] ~ r ^ ^ - ^ \l^ ^ _ 
—— U ^ I I MUX ^ B 
Delay / Logic cells i 
MUX ——^ C 
Fig. 7-9 Block diagram of logic cells test circuit 
Fig. 7-9 is the block diagram of the test module for testing the delay of delay 
elements and other logic cells. Output pads C and B are used to measure the input 
signal and corresponding output signal to find out the propagation delay of the delay 
element chain. The reason of measuring input signal through pad B is that the error 
introduced by the delay of the 10 pad and MUX can be eliminated. 
Fig. 7-10 is the measured timing diagram of a 10ns delay-element chain (with 
10 cells) and the voltage control input is biased to OV, which is the minimum default 
delay value. It shows the rise and fall time are the same. But the total delay is 58ns 
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which means each delay cell has only 5.8ns delay. It is too far from the simulated 
value. 
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Fig. 7-10 Transient response of the 10ns delay element 
As described in previous section, the total computational time of the self-
timed ICT processor has a relatively large fluctuation. It is caused by the delay 
element becomes unstable when its control voltage is increased to above 2.5V and it 
is the necessary value to ensure correct calculation or operation. Fig. 7-11 shows the 
transient characteristics of the delay-element chain and the fluctuation of the delay 
value within 10s time period. It was measured under a 2.5V biased for control 
voltage input and used 10s accumulate mode to capture this diagram. The maximum 
variation under a fixed environment is 88ns in total which means each cell has 8.8ns 
variation! 
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Fig. 7-11 Fluctuation of delay value 
The summary of measured delay value versus simulated result is described in 
Table 7-2. It shows the average, maximum and minimum reading measured from 
five test chips. The fluctuation or variation of delay value for this 10ns delay 
element increases as the control voltage increases. 
Control voltage Simulated Measured (ns) 
W ^ Average Max. Min. 
‘ 0.0 10.0 6.1 = 6.2 6.0 
“ 0.5 10.5 — 6.4 6.5 — 6.3 
“ 1.0 11.4 — 7.0 7.1 — 6.8 
1.5 12.8 — 7.9 — 8.3 7.8 
2.0 16.6 — 10.3 — 12.1 10.0 
“ 2.5 27.8 — 17.4 22.0 — 16.7 
“ 2.75 36.9 — 23.2 27.8 22.4 
“ 3.0 52.4 — 33.1 38.1 — 32.4 
“ 3.25 95.3 59.3 65.6 58.0 
Table 7-2 Simulation and measured result a 10ns Delay element 
This is actually a normal and correct phenomena, as the transistor is biased to 
operate the region which is very close to the cutoff mode. In addition, referring to 
the discussions in section 2.4.2.1, the charging/discharging time is inversely 
proportional to the drain to source current, and the current does not decrease linearly 
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with Vgs. So, when the power supply for the control voltage is unstable or noise is 
injected, such a large fluctuation is the result. In order to improve its stability 
problem, the layout of the delay element should be redesigned to achieve a larger 
minimum delay value by further reduce the W/L ratio of the transistors. So, the 
delay element is biased within the range from 0 to 1.5V. Besides the W/L ratio, the 
dimension of the transistor should be increased to eliminate the error caused by 
variation of parameters during fabrication process. 
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Fig. 7-12 Transient response ofthe 5ns asymmetric delay element 
1 
Control voltage Simulated Measured (ns) 
^ 0 ^ Average Max. Min. 
0.0 5.0 1.6 1.7 1.5 
“ 0.5 5.6 — 1.8 2.0 1.7 
“ 1.0 7.5 — 2.5 2.8 2.4 
1.5 10.5 3.5 “ 4.2 3.3 
2.0 15.3 5.2 “ 6.1 4.6 
2.5 26.4 9.3 11.9 “ 8.5 
2.75 37.3 13.2 “ 16.1 12.1 
3.0 58.2 20.6 ‘ 25.5 ‘ 18.7 
Table 7-3 Simulation and measured result a 5ns Asymmetric Delay element 
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The similar phenomena also happened in asymmetrical delay element. Fig. 
7-12 shows the transient diagram of the 5ns asymmetrical delay element chain and 
Table 7-3 summarizes the simulated and measured results. 
The large differences between simulated and measured result is that our ES2 
parameters for SPICE simulation given are outdated. The values were given in 
1994, but the fabrication house is always improving their fabrication process. 
Fortunately, the functionality of the processor is still affected. 
« 
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Chapter Eight 
8. Conclusions 
In this thesis, many self-timed design methodologies have been discussed, 
starting from basic 4-phase self-timed handshake control protocols developed by Eva 
Pang to a new 2-phase micropipeline with delay selection approach. Another 
techniques such as handshake control protocol (with parallelism degree of 3) for 
feedback system in DCVSL system; and the use of asymmetrical delay element in 
micropipeline with 4-phase handshake system have been investigated. They are all 
proved to have better performance when comparing with their previous design. 
Two self-timed application circuits, bit-serial matrix multiplier and the 8x8 
parallel Booth's multiplier have been designed as design example for verification of 
different self-timed techniques. They were also implemented in CMOS VLSI chips 
for practical verifications. Both simulation and testing results show that the 
micropipeline is better than DCVSL structure and 2-phase handshake control is 
proved to be the most efficient self-timed approach in terms of operating speed, 
silicon area and design effort. And the use of delay value selection technique can 
further speed up the system by enabling the system to perform average-case delay. 
An alternative complete detection method - Current sensing completion 
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detection technique is proved to work but the performance of this design is not 
acceptable, and it is not practical in real digital system. The main weakness is delay 
of our comparator design is too large. In addition, there are many problems in 
designing CSCD circuits such as it is too difficult to determine appropriate reference 
current. Also, the current comparator is extremely sensitive to variation in 
fabrication process, supply voltage fluctuation and noise. The design of current 
comparator should be further characterized and improved as this technique is still not 
feasible to be used in self-timed system. 
After finding the most suitable self-timed structure, our focus changed to the 
ICT processor design. Several ICT processor architectures have been analyzed. 
Straight-forward micropipeline style (i.e. second and third design) have negligible 
handshake control overhead. However, the hardware of the second and third design 
is much more than the final one and poor in flexibility. In addition, straight-forward 
micropipeline style cannot take the advantage of variable delay technique. Besides, 
even the third design has the highest data rate, it is not practical to transfer 10 data in 
such high speed. To conclude, the final design compromises the advantages of • 
different approaches in terms of silicon area, speed and flexibility. 
A self-timed ICT processor based on fast computational algorithm and 2-
phase handshake micropipeline structure is introduced. The circuit supports 16-bit 
data and operates in either forward or inverse transform mode. This self-timed 
modular design enables designer to tradeoff speed for complexity by simply adding 
or reducing self-timed blocks. The new developed handshake control circuitry 
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makes the interconnections of handshake signals for multiple self-timed blocks 
becomes simple and systematic, as the additional circuit involves standard CMOS 
logic gates only. Moreover, by using variable delay-value method and its parallel 
structure, the self-timed ICT has the potential of operating at higher average speed. 
The self-timed ICT processor has been built and fabricated in ES2 0.7^im 
CMOS SLP DLM technology. Both simulation and measured timing diagram from 
the internal nodes showed there is not any glitch caused by hazard or race and all the 
calculated 1-D ICT coefficients are correct. So, our improved self-timed design 
method is proved to be right. However, the performance of the self-timed ICT 
processor is still not so satisfaction, because of relatively large overhead delay time 
and silicon area used in handshaking. And the stability problem of delay element 
also makes the chip less attractive. Here are some suggestions to improve the self-
timed ICT processor: 
1. Modify the layout of delay element to increase its minimum delay value so that 
the control voltage can be limited to 1.5V. 
I 
I 
2. Rearrange the pipeline structure of data path to make use of the delay caused by ^ 
handshake control overhead. 
3. Group the self-timed blocks with common timing characteristics so that two or 
more computation blocks can share one handshake control circuit to reduce area 
overhead. 
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A-3. Schematic diagram of Johnson's simplified DCVSL matrix multiplier 
(parallelism degree of 3) 
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A-4. Schematic diagram of Johnson's micropipeline matrix multiplier (with 2-phase 
Handshaking control) 
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B-1. Top level schematic diagram of the self-timed booth's multiplier & current 
sensing test chip (0.7|im) 
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B-2. Schematic diagram of 8x8-bit self-timed booth's multiplier 
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B-3. Schematic diagram of the first and second stage of the booth's multiplier 
(handshake control circuit, input buffer and shift register) 
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B-4. Schematic diagram of central control circuit (4-phase handshake control) 
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Appendix B - 0.7im self-timed booth 's multiplier and current sensing test chip 
B-5. Schematic diagram of the first and second stage handshake control circuit (4-
phase handshake control with asymmetric delay element) 
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Appendix B - 0.7jm self-timed booth 's multiplier and current sensing test chip 
B-6. Schematic diagram of the first and second stage handshake control circuit (4-
phase handshake control) 'j:> 
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Appendix B - 0.7im self-timed booth ’s multiplier and current sensing test chip 
B-7. Schematic diagram of central control circuit of the self-timed booth's multiplier 
circuit (2-phase handshake control) 
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Appendix B - 0.7tm self-timed booth ’s multiplier and current sensing test chip 
B-8. Schematic diagram of the first and second stage handshake control circuit (2-
phase handshake control) 
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' ‘ I 
‘ 1 j , C-2. Top level schematic diagram of 16-bit accumulator using CSCD teclmique 
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C-5. Schematic diagram ofl6-bit signed carry-lookahead full adder 
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Appendix C-1. O^gn 2nd current sensing test chip 
C-6. Schematic diagram of 16-bit input buffer ofthe accumulator 
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Appendix D - 0.7jm 1st self-timed 2-D ICT core processor 
D-1. Top level schematic diagram of self-timed 2-D ICT core processor 
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Appendix D ‘ 0.7m 1st self-timed 2'D ICT core processor 
D-2. Schematic diagram of input control circuit 
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Appendix D - 0. lm 1st self-timed 2-D ICT core processor 
D-3 • Schematic diagram of 16 integer multiplier units 
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Appendix D - 0.7jm 1st self-timed 2-D ICT core processor 
D-4. Schematic diagram of coefficient storage units for both forward and inverse 
transform 
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Appendix D - 0.7jMn 1st selftimed 2-D ICT core processor 
D-6. Schematic diagram of input shifter for integer multiplier 
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Appendix D - 0.7m 1st self-timed 2-D ICT core processor 
D-7. Schematic diagram of three stages adder tree 
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Appendix D - 0.7fMi 1st self-timed 2-D ICT core processor 
D-8. Schematic diagram of scaling factor storage element 
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D-9. Schematic diagram of 15x10 bit carry save multiplier with CLA adder 
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D-10. Schematic diagram of 128x16 bit self-timed transpose RAM module 
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D-11 • Schematic diagram of 16-bit serial to parallel output shifter register for TRAM 
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D-12. Schematic diagram of 10 controller for self-timed TRAM 
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E-1. Top level schematic diagram of self-timed 1-D ICT core processor (final 
version) 
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E-2. Schematic diagram of self-timed block 1 
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E-6. Schematic diagram of self-timed block 3 
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t ‘ 
f 
t “ E-11. Schematic diagram of instruction decoder for self-timed block 5 
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‘ E-13. Schematic diagram of instruction decoder for self-timed block 6 
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E-14. Schematic diagram of self-timed block 7 
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— ‘ E-15. Schematic diagram of instruction decoder for self-timed block 7 
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E-18. Schematic diagram of2-stage handshake control circuit (for 3-cycle block) 
• I, “ I • I “ I < _ • 
\ J U | 
- „ • ^ ^ 
^ J , I , I \ o o 3 ^ 
_ o t ° 
- tn V 
E L [ 5 " ^ I a }}. 
sf V Tfe ^ 1^---
n : = " = 1 7 ~ 1 ” 3 ^o-, 
.3 , — ~ — 5f % r L_ . 
f .| .t »t —— ‘ — tN 
, 1 ^ Jjn Jxi ^TTT^ 
L I “ ^ f e " ^ ^ f e H ^ H 1 
—L L p _ _ _ T S L u f i 11 \ I 
^ n L ^ ^ 
Q z r 
^ | a : ^ f C ^ S r ^ ^ — — -
I 





- J^ — 
[T] 
^ ir> 
^ ^ i i = C ^ : 2 p 2 ^ -
- ^ 7 -
I , 1 . > 
b m ^ 
. _ i ^ j 
- ^ " “ “ ^ M — 
r^ ~ r^  
V - ~ ^ 0 S 
- ZiA iY- STs — 
. : • : 
® 11 00 -
I ' ‘ ‘ ‘ "• ‘ 
1 f 1 Q o ‘ m < 
E-18 
An ICT Image Processing Chip Based on Fast Computation Algorithm and Self-timed Circuit Technique 
Appendix E - 0.7fm final version self-timed 1-D ICTcore processor 
E-19. Schematic diagram of2-stage handshake control circuit (for 4-cycle block) 
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E-23. Schematic diagram of ALU4 
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E-27. Schematic diagram of signed x2, x4 multiplier 
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E-28. Schematic diagram of signed xl/2, xl/4 multiplier 
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E-29. Schematic diagram of input buffer 
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E-30. Schematic diagram of output data sequencer and multiplexer 
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E-31. Schematic diagram of output buffer ^ , -
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E-32. Schematic diagram of output controller 
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Chip microphotograph ofDCVSL and micropipeline bit-serial matrix multiplier 
(1.2^im CMOS SLP DLM technology) 
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Chip microphotograph of the second current-sensing test chip 
(1.2^im CMOS SLP DLM technology) 
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Chip microphotograph of micropipeline 1-D ICT processor 
(0.7^im CMOS SLP DLM technology) 
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